1#[doc = "AIPSTZ Control Registers"]
2#[repr(C)]
3pub struct RegisterBlock {
4#[doc = "Master Priviledge Registers"]
5pub MPR: crate::RWRegister<u32>,
6 _reserved0: [u8; 0x3c],
7#[doc = "Off-Platform Peripheral Access Control Registers"]
8pub OPACR: crate::RWRegister<u32>,
9#[doc = "Off-Platform Peripheral Access Control Registers"]
10pub OPACR1: crate::RWRegister<u32>,
11#[doc = "Off-Platform Peripheral Access Control Registers"]
12pub OPACR2: crate::RWRegister<u32>,
13#[doc = "Off-Platform Peripheral Access Control Registers"]
14pub OPACR3: crate::RWRegister<u32>,
15#[doc = "Off-Platform Peripheral Access Control Registers"]
16pub OPACR4: crate::RWRegister<u32>,
17}
18#[doc = "Master Priviledge Registers"]
19pub mod MPR {
20#[doc = "Master 5 Priviledge, Buffer, Read, Write Control."]
21pub mod MPROT5 {
22pub const offset: u32 = 8;
23pub const mask: u32 = 0x0f << offset;
24pub mod R {}
25pub mod W {}
26pub mod RW {
27#[doc = "Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot\\[1\\] access attribute."]
28pub const MPL0: u32 = 0;
29#[doc = "Accesses from this master are not forced to user-mode. The hprot\\[1\\] access attribute is used directly to determine ips_supervisor_access."]
30pub const MPL1: u32 = 0x01;
31 }
32 }
33#[doc = "Master 3 Priviledge, Buffer, Read, Write Control."]
34pub mod MPROT3 {
35pub const offset: u32 = 16;
36pub const mask: u32 = 0x0f << offset;
37pub mod R {}
38pub mod W {}
39pub mod RW {
40#[doc = "Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot\\[1\\] access attribute."]
41pub const MPL0: u32 = 0;
42#[doc = "Accesses from this master are not forced to user-mode. The hprot\\[1\\] access attribute is used directly to determine ips_supervisor_access."]
43pub const MPL1: u32 = 0x01;
44 }
45 }
46#[doc = "Master 2 Priviledge, Buffer, Read, Write Control"]
47pub mod MPROT2 {
48pub const offset: u32 = 20;
49pub const mask: u32 = 0x0f << offset;
50pub mod R {}
51pub mod W {}
52pub mod RW {
53#[doc = "Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot\\[1\\] access attribute."]
54pub const MPL0: u32 = 0;
55#[doc = "Accesses from this master are not forced to user-mode. The hprot\\[1\\] access attribute is used directly to determine ips_supervisor_access."]
56pub const MPL1: u32 = 0x01;
57 }
58 }
59#[doc = "Master 1 Priviledge, Buffer, Read, Write Control"]
60pub mod MPROT1 {
61pub const offset: u32 = 24;
62pub const mask: u32 = 0x0f << offset;
63pub mod R {}
64pub mod W {}
65pub mod RW {
66#[doc = "Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot\\[1\\] access attribute."]
67pub const MPL0: u32 = 0;
68#[doc = "Accesses from this master are not forced to user-mode. The hprot\\[1\\] access attribute is used directly to determine ips_supervisor_access."]
69pub const MPL1: u32 = 0x01;
70 }
71 }
72#[doc = "Master 0 Priviledge, Buffer, Read, Write Control"]
73pub mod MPROT0 {
74pub const offset: u32 = 28;
75pub const mask: u32 = 0x0f << offset;
76pub mod R {}
77pub mod W {}
78pub mod RW {
79#[doc = "Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot\\[1\\] access attribute."]
80pub const MPL0: u32 = 0;
81#[doc = "Accesses from this master are not forced to user-mode. The hprot\\[1\\] access attribute is used directly to determine ips_supervisor_access."]
82pub const MPL1: u32 = 0x01;
83 }
84 }
85}
86#[doc = "Off-Platform Peripheral Access Control Registers"]
87pub mod OPACR {
88#[doc = "Off-platform Peripheral Access Control 7"]
89pub mod OPAC7 {
90pub const offset: u32 = 0;
91pub const mask: u32 = 0x0f << offset;
92pub mod R {}
93pub mod W {}
94pub mod RW {
95#[doc = "Accesses from an untrusted master are allowed."]
96pub const TP0: u32 = 0;
97#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
98pub const TP1: u32 = 0x01;
99 }
100 }
101#[doc = "Off-platform Peripheral Access Control 6"]
102pub mod OPAC6 {
103pub const offset: u32 = 4;
104pub const mask: u32 = 0x0f << offset;
105pub mod R {}
106pub mod W {}
107pub mod RW {
108#[doc = "Accesses from an untrusted master are allowed."]
109pub const TP0: u32 = 0;
110#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
111pub const TP1: u32 = 0x01;
112 }
113 }
114#[doc = "Off-platform Peripheral Access Control 5"]
115pub mod OPAC5 {
116pub const offset: u32 = 8;
117pub const mask: u32 = 0x0f << offset;
118pub mod R {}
119pub mod W {}
120pub mod RW {
121#[doc = "Accesses from an untrusted master are allowed."]
122pub const TP0: u32 = 0;
123#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
124pub const TP1: u32 = 0x01;
125 }
126 }
127#[doc = "Off-platform Peripheral Access Control 4"]
128pub mod OPAC4 {
129pub const offset: u32 = 12;
130pub const mask: u32 = 0x0f << offset;
131pub mod R {}
132pub mod W {}
133pub mod RW {
134#[doc = "Accesses from an untrusted master are allowed."]
135pub const TP0: u32 = 0;
136#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
137pub const TP1: u32 = 0x01;
138 }
139 }
140#[doc = "Off-platform Peripheral Access Control 3"]
141pub mod OPAC3 {
142pub const offset: u32 = 16;
143pub const mask: u32 = 0x0f << offset;
144pub mod R {}
145pub mod W {}
146pub mod RW {
147#[doc = "Accesses from an untrusted master are allowed."]
148pub const TP0: u32 = 0;
149#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
150pub const TP1: u32 = 0x01;
151 }
152 }
153#[doc = "Off-platform Peripheral Access Control 2"]
154pub mod OPAC2 {
155pub const offset: u32 = 20;
156pub const mask: u32 = 0x0f << offset;
157pub mod R {}
158pub mod W {}
159pub mod RW {
160#[doc = "Accesses from an untrusted master are allowed."]
161pub const TP0: u32 = 0;
162#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
163pub const TP1: u32 = 0x01;
164 }
165 }
166#[doc = "Off-platform Peripheral Access Control 1"]
167pub mod OPAC1 {
168pub const offset: u32 = 24;
169pub const mask: u32 = 0x0f << offset;
170pub mod R {}
171pub mod W {}
172pub mod RW {
173#[doc = "Accesses from an untrusted master are allowed."]
174pub const TP0: u32 = 0;
175#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
176pub const TP1: u32 = 0x01;
177 }
178 }
179#[doc = "Off-platform Peripheral Access Control 0"]
180pub mod OPAC0 {
181pub const offset: u32 = 28;
182pub const mask: u32 = 0x0f << offset;
183pub mod R {}
184pub mod W {}
185pub mod RW {
186#[doc = "Accesses from an untrusted master are allowed."]
187pub const TP0: u32 = 0;
188#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
189pub const TP1: u32 = 0x01;
190 }
191 }
192}
193#[doc = "Off-Platform Peripheral Access Control Registers"]
194pub mod OPACR1 {
195#[doc = "Off-platform Peripheral Access Control 15"]
196pub mod OPAC15 {
197pub const offset: u32 = 0;
198pub const mask: u32 = 0x0f << offset;
199pub mod R {}
200pub mod W {}
201pub mod RW {
202#[doc = "Accesses from an untrusted master are allowed."]
203pub const TP0: u32 = 0;
204#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
205pub const TP1: u32 = 0x01;
206 }
207 }
208#[doc = "Off-platform Peripheral Access Control 14"]
209pub mod OPAC14 {
210pub const offset: u32 = 4;
211pub const mask: u32 = 0x0f << offset;
212pub mod R {}
213pub mod W {}
214pub mod RW {
215#[doc = "Accesses from an untrusted master are allowed."]
216pub const TP0: u32 = 0;
217#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
218pub const TP1: u32 = 0x01;
219 }
220 }
221#[doc = "Off-platform Peripheral Access Control 13"]
222pub mod OPAC13 {
223pub const offset: u32 = 8;
224pub const mask: u32 = 0x0f << offset;
225pub mod R {}
226pub mod W {}
227pub mod RW {
228#[doc = "Accesses from an untrusted master are allowed."]
229pub const TP0: u32 = 0;
230#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
231pub const TP1: u32 = 0x01;
232 }
233 }
234#[doc = "Off-platform Peripheral Access Control 12"]
235pub mod OPAC12 {
236pub const offset: u32 = 12;
237pub const mask: u32 = 0x0f << offset;
238pub mod R {}
239pub mod W {}
240pub mod RW {
241#[doc = "Accesses from an untrusted master are allowed."]
242pub const TP0: u32 = 0;
243#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
244pub const TP1: u32 = 0x01;
245 }
246 }
247#[doc = "Off-platform Peripheral Access Control 11"]
248pub mod OPAC11 {
249pub const offset: u32 = 16;
250pub const mask: u32 = 0x0f << offset;
251pub mod R {}
252pub mod W {}
253pub mod RW {
254#[doc = "Accesses from an untrusted master are allowed."]
255pub const TP0: u32 = 0;
256#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
257pub const TP1: u32 = 0x01;
258 }
259 }
260#[doc = "Off-platform Peripheral Access Control 10"]
261pub mod OPAC10 {
262pub const offset: u32 = 20;
263pub const mask: u32 = 0x0f << offset;
264pub mod R {}
265pub mod W {}
266pub mod RW {
267#[doc = "Accesses from an untrusted master are allowed."]
268pub const TP0: u32 = 0;
269#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
270pub const TP1: u32 = 0x01;
271 }
272 }
273#[doc = "Off-platform Peripheral Access Control 9"]
274pub mod OPAC9 {
275pub const offset: u32 = 24;
276pub const mask: u32 = 0x0f << offset;
277pub mod R {}
278pub mod W {}
279pub mod RW {
280#[doc = "Accesses from an untrusted master are allowed."]
281pub const TP0: u32 = 0;
282#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
283pub const TP1: u32 = 0x01;
284 }
285 }
286#[doc = "Off-platform Peripheral Access Control 8"]
287pub mod OPAC8 {
288pub const offset: u32 = 28;
289pub const mask: u32 = 0x0f << offset;
290pub mod R {}
291pub mod W {}
292pub mod RW {
293#[doc = "Accesses from an untrusted master are allowed."]
294pub const TP0: u32 = 0;
295#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
296pub const TP1: u32 = 0x01;
297 }
298 }
299}
300#[doc = "Off-Platform Peripheral Access Control Registers"]
301pub mod OPACR2 {
302#[doc = "Off-platform Peripheral Access Control 23"]
303pub mod OPAC23 {
304pub const offset: u32 = 0;
305pub const mask: u32 = 0x0f << offset;
306pub mod R {}
307pub mod W {}
308pub mod RW {
309#[doc = "Accesses from an untrusted master are allowed."]
310pub const TP0: u32 = 0;
311#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
312pub const TP1: u32 = 0x01;
313 }
314 }
315#[doc = "Off-platform Peripheral Access Control 22"]
316pub mod OPAC22 {
317pub const offset: u32 = 4;
318pub const mask: u32 = 0x0f << offset;
319pub mod R {}
320pub mod W {}
321pub mod RW {
322#[doc = "Accesses from an untrusted master are allowed."]
323pub const TP0: u32 = 0;
324#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
325pub const TP1: u32 = 0x01;
326 }
327 }
328#[doc = "Off-platform Peripheral Access Control 21"]
329pub mod OPAC21 {
330pub const offset: u32 = 8;
331pub const mask: u32 = 0x0f << offset;
332pub mod R {}
333pub mod W {}
334pub mod RW {
335#[doc = "Accesses from an untrusted master are allowed."]
336pub const TP0: u32 = 0;
337#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
338pub const TP1: u32 = 0x01;
339 }
340 }
341#[doc = "Off-platform Peripheral Access Control 20"]
342pub mod OPAC20 {
343pub const offset: u32 = 12;
344pub const mask: u32 = 0x0f << offset;
345pub mod R {}
346pub mod W {}
347pub mod RW {
348#[doc = "Accesses from an untrusted master are allowed."]
349pub const TP0: u32 = 0;
350#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
351pub const TP1: u32 = 0x01;
352 }
353 }
354#[doc = "Off-platform Peripheral Access Control 19"]
355pub mod OPAC19 {
356pub const offset: u32 = 16;
357pub const mask: u32 = 0x0f << offset;
358pub mod R {}
359pub mod W {}
360pub mod RW {
361#[doc = "Accesses from an untrusted master are allowed."]
362pub const TP0: u32 = 0;
363#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
364pub const TP1: u32 = 0x01;
365 }
366 }
367#[doc = "Off-platform Peripheral Access Control 18"]
368pub mod OPAC18 {
369pub const offset: u32 = 20;
370pub const mask: u32 = 0x0f << offset;
371pub mod R {}
372pub mod W {}
373pub mod RW {
374#[doc = "Accesses from an untrusted master are allowed."]
375pub const TP0: u32 = 0;
376#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
377pub const TP1: u32 = 0x01;
378 }
379 }
380#[doc = "Off-platform Peripheral Access Control 17"]
381pub mod OPAC17 {
382pub const offset: u32 = 24;
383pub const mask: u32 = 0x0f << offset;
384pub mod R {}
385pub mod W {}
386pub mod RW {
387#[doc = "Accesses from an untrusted master are allowed."]
388pub const TP0: u32 = 0;
389#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
390pub const TP1: u32 = 0x01;
391 }
392 }
393#[doc = "Off-platform Peripheral Access Control 16"]
394pub mod OPAC16 {
395pub const offset: u32 = 28;
396pub const mask: u32 = 0x0f << offset;
397pub mod R {}
398pub mod W {}
399pub mod RW {
400#[doc = "Accesses from an untrusted master are allowed."]
401pub const TP0: u32 = 0;
402#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
403pub const TP1: u32 = 0x01;
404 }
405 }
406}
407#[doc = "Off-Platform Peripheral Access Control Registers"]
408pub mod OPACR3 {
409#[doc = "Off-platform Peripheral Access Control 31"]
410pub mod OPAC31 {
411pub const offset: u32 = 0;
412pub const mask: u32 = 0x0f << offset;
413pub mod R {}
414pub mod W {}
415pub mod RW {
416#[doc = "Accesses from an untrusted master are allowed."]
417pub const TP0: u32 = 0;
418#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
419pub const TP1: u32 = 0x01;
420 }
421 }
422#[doc = "Off-platform Peripheral Access Control 30"]
423pub mod OPAC30 {
424pub const offset: u32 = 4;
425pub const mask: u32 = 0x0f << offset;
426pub mod R {}
427pub mod W {}
428pub mod RW {
429#[doc = "Accesses from an untrusted master are allowed."]
430pub const TP0: u32 = 0;
431#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
432pub const TP1: u32 = 0x01;
433 }
434 }
435#[doc = "Off-platform Peripheral Access Control 29"]
436pub mod OPAC29 {
437pub const offset: u32 = 8;
438pub const mask: u32 = 0x0f << offset;
439pub mod R {}
440pub mod W {}
441pub mod RW {
442#[doc = "Accesses from an untrusted master are allowed."]
443pub const TP0: u32 = 0;
444#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
445pub const TP1: u32 = 0x01;
446 }
447 }
448#[doc = "Off-platform Peripheral Access Control 28"]
449pub mod OPAC28 {
450pub const offset: u32 = 12;
451pub const mask: u32 = 0x0f << offset;
452pub mod R {}
453pub mod W {}
454pub mod RW {
455#[doc = "Accesses from an untrusted master are allowed."]
456pub const TP0: u32 = 0;
457#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
458pub const TP1: u32 = 0x01;
459 }
460 }
461#[doc = "Off-platform Peripheral Access Control 27"]
462pub mod OPAC27 {
463pub const offset: u32 = 16;
464pub const mask: u32 = 0x0f << offset;
465pub mod R {}
466pub mod W {}
467pub mod RW {
468#[doc = "Accesses from an untrusted master are allowed."]
469pub const TP0: u32 = 0;
470#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
471pub const TP1: u32 = 0x01;
472 }
473 }
474#[doc = "Off-platform Peripheral Access Control 26"]
475pub mod OPAC26 {
476pub const offset: u32 = 20;
477pub const mask: u32 = 0x0f << offset;
478pub mod R {}
479pub mod W {}
480pub mod RW {
481#[doc = "Accesses from an untrusted master are allowed."]
482pub const TP0: u32 = 0;
483#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
484pub const TP1: u32 = 0x01;
485 }
486 }
487#[doc = "Off-platform Peripheral Access Control 25"]
488pub mod OPAC25 {
489pub const offset: u32 = 24;
490pub const mask: u32 = 0x0f << offset;
491pub mod R {}
492pub mod W {}
493pub mod RW {
494#[doc = "Accesses from an untrusted master are allowed."]
495pub const TP0: u32 = 0;
496#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
497pub const TP1: u32 = 0x01;
498 }
499 }
500#[doc = "Off-platform Peripheral Access Control 24"]
501pub mod OPAC24 {
502pub const offset: u32 = 28;
503pub const mask: u32 = 0x0f << offset;
504pub mod R {}
505pub mod W {}
506pub mod RW {
507#[doc = "Accesses from an untrusted master are allowed."]
508pub const TP0: u32 = 0;
509#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
510pub const TP1: u32 = 0x01;
511 }
512 }
513}
514#[doc = "Off-Platform Peripheral Access Control Registers"]
515pub mod OPACR4 {
516#[doc = "Off-platform Peripheral Access Control 33"]
517pub mod OPAC33 {
518pub const offset: u32 = 24;
519pub const mask: u32 = 0x0f << offset;
520pub mod R {}
521pub mod W {}
522pub mod RW {
523#[doc = "Accesses from an untrusted master are allowed."]
524pub const TP0: u32 = 0;
525#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
526pub const TP1: u32 = 0x01;
527 }
528 }
529#[doc = "Off-platform Peripheral Access Control 32"]
530pub mod OPAC32 {
531pub const offset: u32 = 28;
532pub const mask: u32 = 0x0f << offset;
533pub mod R {}
534pub mod W {}
535pub mod RW {
536#[doc = "Accesses from an untrusted master are allowed."]
537pub const TP0: u32 = 0;
538#[doc = "Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus."]
539pub const TP1: u32 = 0x01;
540 }
541 }
542}