1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96

#[doc = "Register `NVIC_IPR1` reader"]
pub type R = crate::R<NVIC_IPR1_SPEC>;
#[doc = "Register `NVIC_IPR1` writer"]
pub type W = crate::W<NVIC_IPR1_SPEC>;
#[doc = "Field `IP_4` reader - Priority of interrupt 4"]
pub type IP_4_R = crate::FieldReader;
#[doc = "Field `IP_4` writer - Priority of interrupt 4"]
pub type IP_4_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `IP_5` reader - Priority of interrupt 5"]
pub type IP_5_R = crate::FieldReader;
#[doc = "Field `IP_5` writer - Priority of interrupt 5"]
pub type IP_5_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `IP_6` reader - Priority of interrupt 6"]
pub type IP_6_R = crate::FieldReader;
#[doc = "Field `IP_6` writer - Priority of interrupt 6"]
pub type IP_6_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `IP_7` reader - Priority of interrupt 7"]
pub type IP_7_R = crate::FieldReader;
#[doc = "Field `IP_7` writer - Priority of interrupt 7"]
pub type IP_7_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    #[doc = "Bits 6:7 - Priority of interrupt 4"]
    #[inline(always)]
    pub fn ip_4(&self) -> IP_4_R {
        IP_4_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 14:15 - Priority of interrupt 5"]
    #[inline(always)]
    pub fn ip_5(&self) -> IP_5_R {
        IP_5_R::new(((self.bits >> 14) & 3) as u8)
    }
    #[doc = "Bits 22:23 - Priority of interrupt 6"]
    #[inline(always)]
    pub fn ip_6(&self) -> IP_6_R {
        IP_6_R::new(((self.bits >> 22) & 3) as u8)
    }
    #[doc = "Bits 30:31 - Priority of interrupt 7"]
    #[inline(always)]
    pub fn ip_7(&self) -> IP_7_R {
        IP_7_R::new(((self.bits >> 30) & 3) as u8)
    }
}
impl W {
    #[doc = "Bits 6:7 - Priority of interrupt 4"]
    #[inline(always)]
    #[must_use]
    pub fn ip_4(&mut self) -> IP_4_W<NVIC_IPR1_SPEC> {
        IP_4_W::new(self, 6)
    }
    #[doc = "Bits 14:15 - Priority of interrupt 5"]
    #[inline(always)]
    #[must_use]
    pub fn ip_5(&mut self) -> IP_5_W<NVIC_IPR1_SPEC> {
        IP_5_W::new(self, 14)
    }
    #[doc = "Bits 22:23 - Priority of interrupt 6"]
    #[inline(always)]
    #[must_use]
    pub fn ip_6(&mut self) -> IP_6_W<NVIC_IPR1_SPEC> {
        IP_6_W::new(self, 22)
    }
    #[doc = "Bits 30:31 - Priority of interrupt 7"]
    #[inline(always)]
    #[must_use]
    pub fn ip_7(&mut self) -> IP_7_W<NVIC_IPR1_SPEC> {
        IP_7_W::new(self, 30)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.  

You can [`read`](crate::generic::Reg::read) this register and get [`nvic_ipr1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`nvic_ipr1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct NVIC_IPR1_SPEC;
impl crate::RegisterSpec for NVIC_IPR1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`nvic_ipr1::R`](R) reader structure"]
impl crate::Readable for NVIC_IPR1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`nvic_ipr1::W`](W) writer structure"]
impl crate::Writable for NVIC_IPR1_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets NVIC_IPR1 to value 0"]
impl crate::Resettable for NVIC_IPR1_SPEC {
    const RESET_VALUE: u32 = 0;
}