1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
#[doc = "CCM"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "CCM Control Register"]
    pub CCR: crate::RWRegister<u32>,
    _reserved0: [u8; 0x04],
    #[doc = "CCM Status Register"]
    pub CSR: crate::RORegister<u32>,
    #[doc = "CCM Clock Switcher Register"]
    pub CCSR: crate::RWRegister<u32>,
    _reserved1: [u8; 0x04],
    #[doc = "CCM Bus Clock Divider Register"]
    pub CBCDR: crate::RWRegister<u32>,
    #[doc = "CCM Bus Clock Multiplexer Register"]
    pub CBCMR: crate::RWRegister<u32>,
    #[doc = "CCM Serial Clock Multiplexer Register 1"]
    pub CSCMR1: crate::RWRegister<u32>,
    #[doc = "CCM Serial Clock Multiplexer Register 2"]
    pub CSCMR2: crate::RWRegister<u32>,
    #[doc = "CCM Serial Clock Divider Register 1"]
    pub CSCDR1: crate::RWRegister<u32>,
    #[doc = "CCM Clock Divider Register"]
    pub CS1CDR: crate::RWRegister<u32>,
    _reserved2: [u8; 0x04],
    #[doc = "CCM D1 Clock Divider Register"]
    pub CDCDR: crate::RWRegister<u32>,
    _reserved3: [u8; 0x04],
    #[doc = "CCM Serial Clock Divider Register 2"]
    pub CSCDR2: crate::RWRegister<u32>,
    _reserved4: [u8; 0x0c],
    #[doc = "CCM Divider Handshake In-Process Register"]
    pub CDHIPR: crate::RORegister<u32>,
    _reserved5: [u8; 0x08],
    #[doc = "CCM Low Power Control Register"]
    pub CLPCR: crate::RWRegister<u32>,
    #[doc = "CCM Interrupt Status Register"]
    pub CISR: crate::RWRegister<u32>,
    #[doc = "CCM Interrupt Mask Register"]
    pub CIMR: crate::RWRegister<u32>,
    #[doc = "CCM Clock Output Source Register"]
    pub CCOSR: crate::RWRegister<u32>,
    #[doc = "CCM General Purpose Register"]
    pub CGPR: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 0"]
    pub CCGR0: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 1"]
    pub CCGR1: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 2"]
    pub CCGR2: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 3"]
    pub CCGR3: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 4"]
    pub CCGR4: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 5"]
    pub CCGR5: crate::RWRegister<u32>,
    #[doc = "CCM Clock Gating Register 6"]
    pub CCGR6: crate::RWRegister<u32>,
    _reserved6: [u8; 0x04],
    #[doc = "CCM Module Enable Overide Register"]
    pub CMEOR: crate::RWRegister<u32>,
}
#[doc = "CCM Control Register"]
pub mod CCR {
    #[doc = "Oscillator ready counter value. These bits define value of 32KHz counter, that serve as counter for oscillator lock time (count to n+1 ckil's). This is used for oscillator lock time. Current estimation is ~5ms. This counter will be used in ignition sequence and in wake from stop sequence if sbyos bit was defined, to notify that on chip oscillator output is ready for the dpll_ip to use and only then the gate in dpll_ip can be opened."]
    pub mod OSCNT {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "On chip oscillator enable bit - this bit value is reflected on the output cosc_en"]
    pub mod COSC_EN {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "disable on chip oscillator"]
            pub const COSC_EN_0: u32 = 0;
            #[doc = "enable on chip oscillator"]
            pub const COSC_EN_1: u32 = 0x01;
        }
    }
    #[doc = "Counter for analog_reg_bypass signal assertion after standby voltage request by PMIC_STBY_REQ"]
    pub mod REG_BYPASS_COUNT {
        pub const offset: u32 = 21;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "no delay"]
            pub const REG_BYPASS_COUNT_0: u32 = 0;
            #[doc = "1 CKIL clock period delay"]
            pub const REG_BYPASS_COUNT_1: u32 = 0x01;
            #[doc = "63 CKIL clock periods delay"]
            pub const REG_BYPASS_COUNT_63: u32 = 0x3f;
        }
    }
    #[doc = "Enable for REG_BYPASS_COUNTER"]
    pub mod RBC_EN {
        pub const offset: u32 = 27;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "REG_BYPASS_COUNTER disabled"]
            pub const RBC_EN_0: u32 = 0;
            #[doc = "REG_BYPASS_COUNTER enabled."]
            pub const RBC_EN_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Status Register"]
pub mod CSR {
    #[doc = "Status of the value of CCM_REF_EN_B output of ccm"]
    pub mod REF_EN_B {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "value of CCM_REF_EN_B is '0'"]
            pub const REF_EN_B_0: u32 = 0;
            #[doc = "value of CCM_REF_EN_B is '1'"]
            pub const REF_EN_B_1: u32 = 0x01;
        }
    }
    #[doc = "Status indication of CAMP2."]
    pub mod CAMP2_READY {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "CAMP2 is not ready."]
            pub const CAMP2_READY_0: u32 = 0;
            #[doc = "CAMP2 is ready."]
            pub const CAMP2_READY_1: u32 = 0x01;
        }
    }
    #[doc = "Status indication of on board oscillator"]
    pub mod COSC_READY {
        pub const offset: u32 = 5;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "on board oscillator is not ready."]
            pub const COSC_READY_0: u32 = 0;
            #[doc = "on board oscillator is ready."]
            pub const COSC_READY_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Clock Switcher Register"]
pub mod CCSR {
    #[doc = "Selects source to generate pll3_sw_clk. This bit should only be used for testing purposes."]
    pub mod PLL3_SW_CLK_SEL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "pll3_main_clk"]
            pub const PLL3_SW_CLK_SEL_0: u32 = 0;
            #[doc = "pll3 bypass clock"]
            pub const PLL3_SW_CLK_SEL_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Bus Clock Divider Register"]
pub mod CBCDR {
    #[doc = "Divider for ipg podf."]
    pub mod IPG_PODF {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const IPG_PODF_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const IPG_PODF_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const IPG_PODF_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const IPG_PODF_3: u32 = 0x03;
        }
    }
    #[doc = "Divider for AHB PODF"]
    pub mod AHB_PODF {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const AHB_PODF_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const AHB_PODF_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const AHB_PODF_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const AHB_PODF_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const AHB_PODF_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const AHB_PODF_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const AHB_PODF_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const AHB_PODF_7: u32 = 0x07;
        }
    }
    #[doc = "Selector for peripheral main clock"]
    pub mod PERIPH_CLK_SEL {
        pub const offset: u32 = 25;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock selected by CCM_CBCMR\\[CORE_CLK_PRE_SEL\\]"]
            pub const PERIPH_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock selected by CCM_CBCMR\\[PERIPH_CLK2_SEL\\]"]
            pub const PERIPH_CLK_SEL_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Bus Clock Multiplexer Register"]
pub mod CBCMR {
    #[doc = "Selector for lpspi clock multiplexer"]
    pub mod LPSPI_CLK_SEL {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL3 PFD1 clk"]
            pub const LPSPI_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from PLL3 PFD0"]
            pub const LPSPI_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL2"]
            pub const LPSPI_CLK_SEL_2: u32 = 0x02;
            #[doc = "derive clock from PLL2 PFD2"]
            pub const LPSPI_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Selector for peripheral clk2 clock multiplexer"]
    pub mod PERIPH_CLK2_SEL {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from pll3_sw_clk"]
            pub const PERIPH_CLK2_SEL_0: u32 = 0;
            #[doc = "derive clock from osc_clk"]
            pub const PERIPH_CLK2_SEL_1: u32 = 0x01;
            #[doc = "derive clock from pll2_bypass_clk"]
            pub const PERIPH_CLK2_SEL_2: u32 = 0x02;
        }
    }
    #[doc = "Selector for Trace clock multiplexer"]
    pub mod TRACE_CLK_SEL {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL2"]
            pub const TRACE_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from PLL2 PFD2"]
            pub const TRACE_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL2 PFD0"]
            pub const TRACE_CLK_SEL_2: u32 = 0x02;
            #[doc = "derive clock from PLL2 PFD1"]
            pub const TRACE_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Selector for pre_periph clock multiplexer"]
    pub mod PRE_PERIPH_CLK_SEL {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL2"]
            pub const PRE_PERIPH_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from PLL3 PFD3"]
            pub const PRE_PERIPH_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL2 PFD3"]
            pub const PRE_PERIPH_CLK_SEL_2: u32 = 0x02;
            #[doc = "derive clock from PLL6"]
            pub const PRE_PERIPH_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Divider for LPSPI. Divider should be updated when output clock is gated."]
    pub mod LPSPI_PODF {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const LPSPI_PODF_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const LPSPI_PODF_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const LPSPI_PODF_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const LPSPI_PODF_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const LPSPI_PODF_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const LPSPI_PODF_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const LPSPI_PODF_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const LPSPI_PODF_7: u32 = 0x07;
            #[doc = "divide by 9"]
            pub const LPSPI_PODF_8: u32 = 0x08;
            #[doc = "divide by 10"]
            pub const LPSPI_PODF_9: u32 = 0x09;
            #[doc = "divide by 11"]
            pub const LPSPI_PODF_10: u32 = 0x0a;
            #[doc = "divide by 12"]
            pub const LPSPI_PODF_11: u32 = 0x0b;
            #[doc = "divide by 13"]
            pub const LPSPI_PODF_12: u32 = 0x0c;
            #[doc = "divide by 14"]
            pub const LPSPI_PODF_13: u32 = 0x0d;
            #[doc = "divide by 15"]
            pub const LPSPI_PODF_14: u32 = 0x0e;
            #[doc = "divide by 16"]
            pub const LPSPI_PODF_15: u32 = 0x0f;
        }
    }
}
#[doc = "CCM Serial Clock Multiplexer Register 1"]
pub mod CSCMR1 {
    #[doc = "Divider for perclk podf."]
    pub mod PERCLK_PODF {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
            #[doc = "Divide by 17"]
            pub const DIVIDE_17: u32 = 0x10;
            #[doc = "Divide by 18"]
            pub const DIVIDE_18: u32 = 0x11;
            #[doc = "Divide by 19"]
            pub const DIVIDE_19: u32 = 0x12;
            #[doc = "Divide by 20"]
            pub const DIVIDE_20: u32 = 0x13;
            #[doc = "Divide by 21"]
            pub const DIVIDE_21: u32 = 0x14;
            #[doc = "Divide by 22"]
            pub const DIVIDE_22: u32 = 0x15;
            #[doc = "Divide by 23"]
            pub const DIVIDE_23: u32 = 0x16;
            #[doc = "Divide by 24"]
            pub const DIVIDE_24: u32 = 0x17;
            #[doc = "Divide by 25"]
            pub const DIVIDE_25: u32 = 0x18;
            #[doc = "Divide by 26"]
            pub const DIVIDE_26: u32 = 0x19;
            #[doc = "Divide by 27"]
            pub const DIVIDE_27: u32 = 0x1a;
            #[doc = "Divide by 28"]
            pub const DIVIDE_28: u32 = 0x1b;
            #[doc = "Divide by 29"]
            pub const DIVIDE_29: u32 = 0x1c;
            #[doc = "Divide by 30"]
            pub const DIVIDE_30: u32 = 0x1d;
            #[doc = "Divide by 31"]
            pub const DIVIDE_31: u32 = 0x1e;
            #[doc = "Divide by 32"]
            pub const DIVIDE_32: u32 = 0x1f;
            #[doc = "Divide by 33"]
            pub const DIVIDE_33: u32 = 0x20;
            #[doc = "Divide by 34"]
            pub const DIVIDE_34: u32 = 0x21;
            #[doc = "Divide by 35"]
            pub const DIVIDE_35: u32 = 0x22;
            #[doc = "Divide by 36"]
            pub const DIVIDE_36: u32 = 0x23;
            #[doc = "Divide by 37"]
            pub const DIVIDE_37: u32 = 0x24;
            #[doc = "Divide by 38"]
            pub const DIVIDE_38: u32 = 0x25;
            #[doc = "Divide by 39"]
            pub const DIVIDE_39: u32 = 0x26;
            #[doc = "Divide by 40"]
            pub const DIVIDE_40: u32 = 0x27;
            #[doc = "Divide by 41"]
            pub const DIVIDE_41: u32 = 0x28;
            #[doc = "Divide by 42"]
            pub const DIVIDE_42: u32 = 0x29;
            #[doc = "Divide by 43"]
            pub const DIVIDE_43: u32 = 0x2a;
            #[doc = "Divide by 44"]
            pub const DIVIDE_44: u32 = 0x2b;
            #[doc = "Divide by 45"]
            pub const DIVIDE_45: u32 = 0x2c;
            #[doc = "Divide by 46"]
            pub const DIVIDE_46: u32 = 0x2d;
            #[doc = "Divide by 47"]
            pub const DIVIDE_47: u32 = 0x2e;
            #[doc = "Divide by 48"]
            pub const DIVIDE_48: u32 = 0x2f;
            #[doc = "Divide by 49"]
            pub const DIVIDE_49: u32 = 0x30;
            #[doc = "Divide by 50"]
            pub const DIVIDE_50: u32 = 0x31;
            #[doc = "Divide by 51"]
            pub const DIVIDE_51: u32 = 0x32;
            #[doc = "Divide by 52"]
            pub const DIVIDE_52: u32 = 0x33;
            #[doc = "Divide by 53"]
            pub const DIVIDE_53: u32 = 0x34;
            #[doc = "Divide by 54"]
            pub const DIVIDE_54: u32 = 0x35;
            #[doc = "Divide by 55"]
            pub const DIVIDE_55: u32 = 0x36;
            #[doc = "Divide by 56"]
            pub const DIVIDE_56: u32 = 0x37;
            #[doc = "Divide by 57"]
            pub const DIVIDE_57: u32 = 0x38;
            #[doc = "Divide by 58"]
            pub const DIVIDE_58: u32 = 0x39;
            #[doc = "Divide by 59"]
            pub const DIVIDE_59: u32 = 0x3a;
            #[doc = "Divide by 60"]
            pub const DIVIDE_60: u32 = 0x3b;
            #[doc = "Divide by 61"]
            pub const DIVIDE_61: u32 = 0x3c;
            #[doc = "Divide by 62"]
            pub const DIVIDE_62: u32 = 0x3d;
            #[doc = "Divide by 63"]
            pub const DIVIDE_63: u32 = 0x3e;
            #[doc = "Divide by 64"]
            pub const DIVIDE_64: u32 = 0x3f;
        }
    }
    #[doc = "Selector for the perclk clock multiplexor"]
    pub mod PERCLK_CLK_SEL {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from ipg clk root"]
            pub const PERCLK_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from osc_clk"]
            pub const PERCLK_CLK_SEL_1: u32 = 0x01;
        }
    }
    #[doc = "Selector for sai1 clock multiplexer"]
    pub mod SAI1_CLK_SEL {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL3 PFD2"]
            pub const SAI1_CLK_SEL_0: u32 = 0;
            #[doc = "derive from pll3_sw_clk"]
            pub const SAI1_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL4"]
            pub const SAI1_CLK_SEL_2: u32 = 0x02;
        }
    }
    #[doc = "Selector for sai3 clock multiplexer"]
    pub mod SAI3_CLK_SEL {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL3 PFD2"]
            pub const SAI3_CLK_SEL_0: u32 = 0;
            #[doc = "derive from pll3_sw_clk"]
            pub const SAI3_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL4"]
            pub const SAI3_CLK_SEL_2: u32 = 0x02;
        }
    }
    #[doc = "Divider for flexspi clock root."]
    pub mod FLEXSPI_PODF {
        pub const offset: u32 = 23;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const FLEXSPI_PODF_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const FLEXSPI_PODF_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const FLEXSPI_PODF_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const FLEXSPI_PODF_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const FLEXSPI_PODF_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const FLEXSPI_PODF_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const FLEXSPI_PODF_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const FLEXSPI_PODF_7: u32 = 0x07;
        }
    }
    #[doc = "Selector for flexspi clock multiplexer"]
    pub mod FLEXSPI_CLK_SEL {
        pub const offset: u32 = 29;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL2"]
            pub const FLEXSPI_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from pll3_sw_clk"]
            pub const FLEXSPI_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from PLL2 PFD2"]
            pub const FLEXSPI_CLK_SEL_2: u32 = 0x02;
            #[doc = "derive clock from PLL3 PFD0"]
            pub const FLEXSPI_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Select for source of flexspi_clk_root"]
    pub mod FLEXSPI_CLK_SRC {
        pub const offset: u32 = 31;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock selected by CCM_CSCMR1\\[FLEXSPI_CLK_SEL\\]"]
            pub const FLEXSPI_CLK_SRC_0: u32 = 0;
            #[doc = "derive clock selected by CCM_CBCMR\\[PERIPH_CLK2_ SEL\\]"]
            pub const FLEXSPI_CLK_SRC_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Serial Clock Multiplexer Register 2"]
pub mod CSCMR2 {
    #[doc = "Selector for flexio1 clock multiplexer"]
    pub mod FLEXIO1_CLK_SEL {
        pub const offset: u32 = 19;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL4 divided clock"]
            pub const FLEXIO1_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from PLL3 PFD2 clock"]
            pub const FLEXIO1_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive from PLL2"]
            pub const FLEXIO1_CLK_SEL_2: u32 = 0x02;
            #[doc = "derive clock from pll3_sw_clk"]
            pub const FLEXIO1_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Divider for ADC alt_clk, as the list below (other values reserved)."]
    pub mod ADC_ACLK_PODF {
        pub const offset: u32 = 27;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "pll3_sw_clk / 8"]
            pub const ADC_ACLK_PODF_7: u32 = 0x07;
            #[doc = "pll3_sw_clk / 12"]
            pub const ADC_ACLK_PODF_11: u32 = 0x0b;
            #[doc = "pll3_sw_clk / 16"]
            pub const ADC_ACLK_PODF_15: u32 = 0x0f;
        }
    }
    #[doc = "Enable ADC alt_clk, so that ADC alt_clk can be driven be divided pll3_sw_clk."]
    pub mod ADC_ACLK_EN {
        pub const offset: u32 = 31;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "ADC alt_clk source is disabled"]
            pub const ADC_ACLK_EN_0: u32 = 0;
            #[doc = "ADC alt_clk source is enabled"]
            pub const ADC_ACLK_EN_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Serial Clock Divider Register 1"]
pub mod CSCDR1 {
    #[doc = "Divider for uart clock podf."]
    pub mod UART_CLK_PODF {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
            #[doc = "Divide by 17"]
            pub const DIVIDE_17: u32 = 0x10;
            #[doc = "Divide by 18"]
            pub const DIVIDE_18: u32 = 0x11;
            #[doc = "Divide by 19"]
            pub const DIVIDE_19: u32 = 0x12;
            #[doc = "Divide by 20"]
            pub const DIVIDE_20: u32 = 0x13;
            #[doc = "Divide by 21"]
            pub const DIVIDE_21: u32 = 0x14;
            #[doc = "Divide by 22"]
            pub const DIVIDE_22: u32 = 0x15;
            #[doc = "Divide by 23"]
            pub const DIVIDE_23: u32 = 0x16;
            #[doc = "Divide by 24"]
            pub const DIVIDE_24: u32 = 0x17;
            #[doc = "Divide by 25"]
            pub const DIVIDE_25: u32 = 0x18;
            #[doc = "Divide by 26"]
            pub const DIVIDE_26: u32 = 0x19;
            #[doc = "Divide by 27"]
            pub const DIVIDE_27: u32 = 0x1a;
            #[doc = "Divide by 28"]
            pub const DIVIDE_28: u32 = 0x1b;
            #[doc = "Divide by 29"]
            pub const DIVIDE_29: u32 = 0x1c;
            #[doc = "Divide by 30"]
            pub const DIVIDE_30: u32 = 0x1d;
            #[doc = "Divide by 31"]
            pub const DIVIDE_31: u32 = 0x1e;
            #[doc = "Divide by 32"]
            pub const DIVIDE_32: u32 = 0x1f;
            #[doc = "Divide by 33"]
            pub const DIVIDE_33: u32 = 0x20;
            #[doc = "Divide by 34"]
            pub const DIVIDE_34: u32 = 0x21;
            #[doc = "Divide by 35"]
            pub const DIVIDE_35: u32 = 0x22;
            #[doc = "Divide by 36"]
            pub const DIVIDE_36: u32 = 0x23;
            #[doc = "Divide by 37"]
            pub const DIVIDE_37: u32 = 0x24;
            #[doc = "Divide by 38"]
            pub const DIVIDE_38: u32 = 0x25;
            #[doc = "Divide by 39"]
            pub const DIVIDE_39: u32 = 0x26;
            #[doc = "Divide by 40"]
            pub const DIVIDE_40: u32 = 0x27;
            #[doc = "Divide by 41"]
            pub const DIVIDE_41: u32 = 0x28;
            #[doc = "Divide by 42"]
            pub const DIVIDE_42: u32 = 0x29;
            #[doc = "Divide by 43"]
            pub const DIVIDE_43: u32 = 0x2a;
            #[doc = "Divide by 44"]
            pub const DIVIDE_44: u32 = 0x2b;
            #[doc = "Divide by 45"]
            pub const DIVIDE_45: u32 = 0x2c;
            #[doc = "Divide by 46"]
            pub const DIVIDE_46: u32 = 0x2d;
            #[doc = "Divide by 47"]
            pub const DIVIDE_47: u32 = 0x2e;
            #[doc = "Divide by 48"]
            pub const DIVIDE_48: u32 = 0x2f;
            #[doc = "Divide by 49"]
            pub const DIVIDE_49: u32 = 0x30;
            #[doc = "Divide by 50"]
            pub const DIVIDE_50: u32 = 0x31;
            #[doc = "Divide by 51"]
            pub const DIVIDE_51: u32 = 0x32;
            #[doc = "Divide by 52"]
            pub const DIVIDE_52: u32 = 0x33;
            #[doc = "Divide by 53"]
            pub const DIVIDE_53: u32 = 0x34;
            #[doc = "Divide by 54"]
            pub const DIVIDE_54: u32 = 0x35;
            #[doc = "Divide by 55"]
            pub const DIVIDE_55: u32 = 0x36;
            #[doc = "Divide by 56"]
            pub const DIVIDE_56: u32 = 0x37;
            #[doc = "Divide by 57"]
            pub const DIVIDE_57: u32 = 0x38;
            #[doc = "Divide by 58"]
            pub const DIVIDE_58: u32 = 0x39;
            #[doc = "Divide by 59"]
            pub const DIVIDE_59: u32 = 0x3a;
            #[doc = "Divide by 60"]
            pub const DIVIDE_60: u32 = 0x3b;
            #[doc = "Divide by 61"]
            pub const DIVIDE_61: u32 = 0x3c;
            #[doc = "Divide by 62"]
            pub const DIVIDE_62: u32 = 0x3d;
            #[doc = "Divide by 63"]
            pub const DIVIDE_63: u32 = 0x3e;
            #[doc = "Divide by 64"]
            pub const DIVIDE_64: u32 = 0x3f;
        }
    }
    #[doc = "Selector for the UART clock multiplexor"]
    pub mod UART_CLK_SEL {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from pll3_80m"]
            pub const UART_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from osc_clk"]
            pub const UART_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from per_clk_root"]
            pub const UART_CLK_SEL_2: u32 = 0x02;
        }
    }
    #[doc = "Divider for trace clock. Divider should be updated when output clock is gated."]
    pub mod TRACE_PODF {
        pub const offset: u32 = 25;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const TRACE_PODF_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const TRACE_PODF_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const TRACE_PODF_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const TRACE_PODF_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const TRACE_PODF_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const TRACE_PODF_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const TRACE_PODF_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const TRACE_PODF_7: u32 = 0x07;
            #[doc = "divide by 9"]
            pub const TRACE_PODF_8: u32 = 0x08;
            #[doc = "divide by 10"]
            pub const TRACE_PODF_9: u32 = 0x09;
            #[doc = "divide by 11"]
            pub const TRACE_PODF_10: u32 = 0x0a;
            #[doc = "divide by 12"]
            pub const TRACE_PODF_11: u32 = 0x0b;
            #[doc = "divide by 13"]
            pub const TRACE_PODF_12: u32 = 0x0c;
            #[doc = "divide by 14"]
            pub const TRACE_PODF_13: u32 = 0x0d;
            #[doc = "divide by 15"]
            pub const TRACE_PODF_14: u32 = 0x0e;
            #[doc = "divide by 16"]
            pub const TRACE_PODF_15: u32 = 0x0f;
        }
    }
}
#[doc = "CCM Clock Divider Register"]
pub mod CS1CDR {
    #[doc = "Divider for sai1 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this."]
    pub mod SAI1_CLK_PODF {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
            #[doc = "Divide by 17"]
            pub const DIVIDE_17: u32 = 0x10;
            #[doc = "Divide by 18"]
            pub const DIVIDE_18: u32 = 0x11;
            #[doc = "Divide by 19"]
            pub const DIVIDE_19: u32 = 0x12;
            #[doc = "Divide by 20"]
            pub const DIVIDE_20: u32 = 0x13;
            #[doc = "Divide by 21"]
            pub const DIVIDE_21: u32 = 0x14;
            #[doc = "Divide by 22"]
            pub const DIVIDE_22: u32 = 0x15;
            #[doc = "Divide by 23"]
            pub const DIVIDE_23: u32 = 0x16;
            #[doc = "Divide by 24"]
            pub const DIVIDE_24: u32 = 0x17;
            #[doc = "Divide by 25"]
            pub const DIVIDE_25: u32 = 0x18;
            #[doc = "Divide by 26"]
            pub const DIVIDE_26: u32 = 0x19;
            #[doc = "Divide by 27"]
            pub const DIVIDE_27: u32 = 0x1a;
            #[doc = "Divide by 28"]
            pub const DIVIDE_28: u32 = 0x1b;
            #[doc = "Divide by 29"]
            pub const DIVIDE_29: u32 = 0x1c;
            #[doc = "Divide by 30"]
            pub const DIVIDE_30: u32 = 0x1d;
            #[doc = "Divide by 31"]
            pub const DIVIDE_31: u32 = 0x1e;
            #[doc = "Divide by 32"]
            pub const DIVIDE_32: u32 = 0x1f;
            #[doc = "Divide by 33"]
            pub const DIVIDE_33: u32 = 0x20;
            #[doc = "Divide by 34"]
            pub const DIVIDE_34: u32 = 0x21;
            #[doc = "Divide by 35"]
            pub const DIVIDE_35: u32 = 0x22;
            #[doc = "Divide by 36"]
            pub const DIVIDE_36: u32 = 0x23;
            #[doc = "Divide by 37"]
            pub const DIVIDE_37: u32 = 0x24;
            #[doc = "Divide by 38"]
            pub const DIVIDE_38: u32 = 0x25;
            #[doc = "Divide by 39"]
            pub const DIVIDE_39: u32 = 0x26;
            #[doc = "Divide by 40"]
            pub const DIVIDE_40: u32 = 0x27;
            #[doc = "Divide by 41"]
            pub const DIVIDE_41: u32 = 0x28;
            #[doc = "Divide by 42"]
            pub const DIVIDE_42: u32 = 0x29;
            #[doc = "Divide by 43"]
            pub const DIVIDE_43: u32 = 0x2a;
            #[doc = "Divide by 44"]
            pub const DIVIDE_44: u32 = 0x2b;
            #[doc = "Divide by 45"]
            pub const DIVIDE_45: u32 = 0x2c;
            #[doc = "Divide by 46"]
            pub const DIVIDE_46: u32 = 0x2d;
            #[doc = "Divide by 47"]
            pub const DIVIDE_47: u32 = 0x2e;
            #[doc = "Divide by 48"]
            pub const DIVIDE_48: u32 = 0x2f;
            #[doc = "Divide by 49"]
            pub const DIVIDE_49: u32 = 0x30;
            #[doc = "Divide by 50"]
            pub const DIVIDE_50: u32 = 0x31;
            #[doc = "Divide by 51"]
            pub const DIVIDE_51: u32 = 0x32;
            #[doc = "Divide by 52"]
            pub const DIVIDE_52: u32 = 0x33;
            #[doc = "Divide by 53"]
            pub const DIVIDE_53: u32 = 0x34;
            #[doc = "Divide by 54"]
            pub const DIVIDE_54: u32 = 0x35;
            #[doc = "Divide by 55"]
            pub const DIVIDE_55: u32 = 0x36;
            #[doc = "Divide by 56"]
            pub const DIVIDE_56: u32 = 0x37;
            #[doc = "Divide by 57"]
            pub const DIVIDE_57: u32 = 0x38;
            #[doc = "Divide by 58"]
            pub const DIVIDE_58: u32 = 0x39;
            #[doc = "Divide by 59"]
            pub const DIVIDE_59: u32 = 0x3a;
            #[doc = "Divide by 60"]
            pub const DIVIDE_60: u32 = 0x3b;
            #[doc = "Divide by 61"]
            pub const DIVIDE_61: u32 = 0x3c;
            #[doc = "Divide by 62"]
            pub const DIVIDE_62: u32 = 0x3d;
            #[doc = "Divide by 63"]
            pub const DIVIDE_63: u32 = 0x3e;
            #[doc = "Divide by 64"]
            pub const DIVIDE_64: u32 = 0x3f;
        }
    }
    #[doc = "Divider for sai1 clock pred."]
    pub mod SAI1_CLK_PRED {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const SAI1_CLK_PRED_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const SAI1_CLK_PRED_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const SAI1_CLK_PRED_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const SAI1_CLK_PRED_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const SAI1_CLK_PRED_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const SAI1_CLK_PRED_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const SAI1_CLK_PRED_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const SAI1_CLK_PRED_7: u32 = 0x07;
        }
    }
    #[doc = "Divider for flexio1 clock."]
    pub mod FLEXIO1_CLK_PRED {
        pub const offset: u32 = 9;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const FLEXIO1_CLK_PRED_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const FLEXIO1_CLK_PRED_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const FLEXIO1_CLK_PRED_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const FLEXIO1_CLK_PRED_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const FLEXIO1_CLK_PRED_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const FLEXIO1_CLK_PRED_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const FLEXIO1_CLK_PRED_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const FLEXIO1_CLK_PRED_7: u32 = 0x07;
        }
    }
    #[doc = "Divider for sai3 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this."]
    pub mod SAI3_CLK_PODF {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
            #[doc = "Divide by 17"]
            pub const DIVIDE_17: u32 = 0x10;
            #[doc = "Divide by 18"]
            pub const DIVIDE_18: u32 = 0x11;
            #[doc = "Divide by 19"]
            pub const DIVIDE_19: u32 = 0x12;
            #[doc = "Divide by 20"]
            pub const DIVIDE_20: u32 = 0x13;
            #[doc = "Divide by 21"]
            pub const DIVIDE_21: u32 = 0x14;
            #[doc = "Divide by 22"]
            pub const DIVIDE_22: u32 = 0x15;
            #[doc = "Divide by 23"]
            pub const DIVIDE_23: u32 = 0x16;
            #[doc = "Divide by 24"]
            pub const DIVIDE_24: u32 = 0x17;
            #[doc = "Divide by 25"]
            pub const DIVIDE_25: u32 = 0x18;
            #[doc = "Divide by 26"]
            pub const DIVIDE_26: u32 = 0x19;
            #[doc = "Divide by 27"]
            pub const DIVIDE_27: u32 = 0x1a;
            #[doc = "Divide by 28"]
            pub const DIVIDE_28: u32 = 0x1b;
            #[doc = "Divide by 29"]
            pub const DIVIDE_29: u32 = 0x1c;
            #[doc = "Divide by 30"]
            pub const DIVIDE_30: u32 = 0x1d;
            #[doc = "Divide by 31"]
            pub const DIVIDE_31: u32 = 0x1e;
            #[doc = "Divide by 32"]
            pub const DIVIDE_32: u32 = 0x1f;
            #[doc = "Divide by 33"]
            pub const DIVIDE_33: u32 = 0x20;
            #[doc = "Divide by 34"]
            pub const DIVIDE_34: u32 = 0x21;
            #[doc = "Divide by 35"]
            pub const DIVIDE_35: u32 = 0x22;
            #[doc = "Divide by 36"]
            pub const DIVIDE_36: u32 = 0x23;
            #[doc = "Divide by 37"]
            pub const DIVIDE_37: u32 = 0x24;
            #[doc = "Divide by 38"]
            pub const DIVIDE_38: u32 = 0x25;
            #[doc = "Divide by 39"]
            pub const DIVIDE_39: u32 = 0x26;
            #[doc = "Divide by 40"]
            pub const DIVIDE_40: u32 = 0x27;
            #[doc = "Divide by 41"]
            pub const DIVIDE_41: u32 = 0x28;
            #[doc = "Divide by 42"]
            pub const DIVIDE_42: u32 = 0x29;
            #[doc = "Divide by 43"]
            pub const DIVIDE_43: u32 = 0x2a;
            #[doc = "Divide by 44"]
            pub const DIVIDE_44: u32 = 0x2b;
            #[doc = "Divide by 45"]
            pub const DIVIDE_45: u32 = 0x2c;
            #[doc = "Divide by 46"]
            pub const DIVIDE_46: u32 = 0x2d;
            #[doc = "Divide by 47"]
            pub const DIVIDE_47: u32 = 0x2e;
            #[doc = "Divide by 48"]
            pub const DIVIDE_48: u32 = 0x2f;
            #[doc = "Divide by 49"]
            pub const DIVIDE_49: u32 = 0x30;
            #[doc = "Divide by 50"]
            pub const DIVIDE_50: u32 = 0x31;
            #[doc = "Divide by 51"]
            pub const DIVIDE_51: u32 = 0x32;
            #[doc = "Divide by 52"]
            pub const DIVIDE_52: u32 = 0x33;
            #[doc = "Divide by 53"]
            pub const DIVIDE_53: u32 = 0x34;
            #[doc = "Divide by 54"]
            pub const DIVIDE_54: u32 = 0x35;
            #[doc = "Divide by 55"]
            pub const DIVIDE_55: u32 = 0x36;
            #[doc = "Divide by 56"]
            pub const DIVIDE_56: u32 = 0x37;
            #[doc = "Divide by 57"]
            pub const DIVIDE_57: u32 = 0x38;
            #[doc = "Divide by 58"]
            pub const DIVIDE_58: u32 = 0x39;
            #[doc = "Divide by 59"]
            pub const DIVIDE_59: u32 = 0x3a;
            #[doc = "Divide by 60"]
            pub const DIVIDE_60: u32 = 0x3b;
            #[doc = "Divide by 61"]
            pub const DIVIDE_61: u32 = 0x3c;
            #[doc = "Divide by 62"]
            pub const DIVIDE_62: u32 = 0x3d;
            #[doc = "Divide by 63"]
            pub const DIVIDE_63: u32 = 0x3e;
            #[doc = "Divide by 64"]
            pub const DIVIDE_64: u32 = 0x3f;
        }
    }
    #[doc = "Divider for sai3 clock pred."]
    pub mod SAI3_CLK_PRED {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const SAI3_CLK_PRED_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const SAI3_CLK_PRED_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const SAI3_CLK_PRED_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const SAI3_CLK_PRED_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const SAI3_CLK_PRED_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const SAI3_CLK_PRED_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const SAI3_CLK_PRED_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const SAI3_CLK_PRED_7: u32 = 0x07;
        }
    }
    #[doc = "Divider for flexio1 clock. Divider should be updated when output clock is gated."]
    pub mod FLEXIO1_CLK_PODF {
        pub const offset: u32 = 25;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
        }
    }
}
#[doc = "CCM D1 Clock Divider Register"]
pub mod CDCDR {
    #[doc = "Selector for spdif0 clock multiplexer"]
    pub mod SPDIF0_CLK_SEL {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from PLL4"]
            pub const SPDIF0_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from PLL3 PFD2"]
            pub const SPDIF0_CLK_SEL_1: u32 = 0x01;
            #[doc = "derive clock from pll3_sw_clk"]
            pub const SPDIF0_CLK_SEL_3: u32 = 0x03;
        }
    }
    #[doc = "Divider for spdif0 clock podf. Divider should be updated when output clock is gated."]
    pub mod SPDIF0_CLK_PODF {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
        }
    }
    #[doc = "Divider for spdif0 clock pred. Divider should be updated when output clock is gated."]
    pub mod SPDIF0_CLK_PRED {
        pub const offset: u32 = 25;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
        }
    }
}
#[doc = "CCM Serial Clock Divider Register 2"]
pub mod CSCDR2 {
    #[doc = "Selector for the LPI2C clock multiplexor"]
    pub mod LPI2C_CLK_SEL {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "derive clock from pll3_60m"]
            pub const LPI2C_CLK_SEL_0: u32 = 0;
            #[doc = "derive clock from osc_clk"]
            pub const LPI2C_CLK_SEL_1: u32 = 0x01;
        }
    }
    #[doc = "Divider for lpi2c clock podf. Divider should be updated when output clock is gated. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this."]
    pub mod LPI2C_CLK_PODF {
        pub const offset: u32 = 19;
        pub const mask: u32 = 0x3f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Divide by 1"]
            pub const DIVIDE_1: u32 = 0;
            #[doc = "Divide by 2"]
            pub const DIVIDE_2: u32 = 0x01;
            #[doc = "Divide by 3"]
            pub const DIVIDE_3: u32 = 0x02;
            #[doc = "Divide by 4"]
            pub const DIVIDE_4: u32 = 0x03;
            #[doc = "Divide by 5"]
            pub const DIVIDE_5: u32 = 0x04;
            #[doc = "Divide by 6"]
            pub const DIVIDE_6: u32 = 0x05;
            #[doc = "Divide by 7"]
            pub const DIVIDE_7: u32 = 0x06;
            #[doc = "Divide by 8"]
            pub const DIVIDE_8: u32 = 0x07;
            #[doc = "Divide by 9"]
            pub const DIVIDE_9: u32 = 0x08;
            #[doc = "Divide by 10"]
            pub const DIVIDE_10: u32 = 0x09;
            #[doc = "Divide by 11"]
            pub const DIVIDE_11: u32 = 0x0a;
            #[doc = "Divide by 12"]
            pub const DIVIDE_12: u32 = 0x0b;
            #[doc = "Divide by 13"]
            pub const DIVIDE_13: u32 = 0x0c;
            #[doc = "Divide by 14"]
            pub const DIVIDE_14: u32 = 0x0d;
            #[doc = "Divide by 15"]
            pub const DIVIDE_15: u32 = 0x0e;
            #[doc = "Divide by 16"]
            pub const DIVIDE_16: u32 = 0x0f;
            #[doc = "Divide by 17"]
            pub const DIVIDE_17: u32 = 0x10;
            #[doc = "Divide by 18"]
            pub const DIVIDE_18: u32 = 0x11;
            #[doc = "Divide by 19"]
            pub const DIVIDE_19: u32 = 0x12;
            #[doc = "Divide by 20"]
            pub const DIVIDE_20: u32 = 0x13;
            #[doc = "Divide by 21"]
            pub const DIVIDE_21: u32 = 0x14;
            #[doc = "Divide by 22"]
            pub const DIVIDE_22: u32 = 0x15;
            #[doc = "Divide by 23"]
            pub const DIVIDE_23: u32 = 0x16;
            #[doc = "Divide by 24"]
            pub const DIVIDE_24: u32 = 0x17;
            #[doc = "Divide by 25"]
            pub const DIVIDE_25: u32 = 0x18;
            #[doc = "Divide by 26"]
            pub const DIVIDE_26: u32 = 0x19;
            #[doc = "Divide by 27"]
            pub const DIVIDE_27: u32 = 0x1a;
            #[doc = "Divide by 28"]
            pub const DIVIDE_28: u32 = 0x1b;
            #[doc = "Divide by 29"]
            pub const DIVIDE_29: u32 = 0x1c;
            #[doc = "Divide by 30"]
            pub const DIVIDE_30: u32 = 0x1d;
            #[doc = "Divide by 31"]
            pub const DIVIDE_31: u32 = 0x1e;
            #[doc = "Divide by 32"]
            pub const DIVIDE_32: u32 = 0x1f;
            #[doc = "Divide by 33"]
            pub const DIVIDE_33: u32 = 0x20;
            #[doc = "Divide by 34"]
            pub const DIVIDE_34: u32 = 0x21;
            #[doc = "Divide by 35"]
            pub const DIVIDE_35: u32 = 0x22;
            #[doc = "Divide by 36"]
            pub const DIVIDE_36: u32 = 0x23;
            #[doc = "Divide by 37"]
            pub const DIVIDE_37: u32 = 0x24;
            #[doc = "Divide by 38"]
            pub const DIVIDE_38: u32 = 0x25;
            #[doc = "Divide by 39"]
            pub const DIVIDE_39: u32 = 0x26;
            #[doc = "Divide by 40"]
            pub const DIVIDE_40: u32 = 0x27;
            #[doc = "Divide by 41"]
            pub const DIVIDE_41: u32 = 0x28;
            #[doc = "Divide by 42"]
            pub const DIVIDE_42: u32 = 0x29;
            #[doc = "Divide by 43"]
            pub const DIVIDE_43: u32 = 0x2a;
            #[doc = "Divide by 44"]
            pub const DIVIDE_44: u32 = 0x2b;
            #[doc = "Divide by 45"]
            pub const DIVIDE_45: u32 = 0x2c;
            #[doc = "Divide by 46"]
            pub const DIVIDE_46: u32 = 0x2d;
            #[doc = "Divide by 47"]
            pub const DIVIDE_47: u32 = 0x2e;
            #[doc = "Divide by 48"]
            pub const DIVIDE_48: u32 = 0x2f;
            #[doc = "Divide by 49"]
            pub const DIVIDE_49: u32 = 0x30;
            #[doc = "Divide by 50"]
            pub const DIVIDE_50: u32 = 0x31;
            #[doc = "Divide by 51"]
            pub const DIVIDE_51: u32 = 0x32;
            #[doc = "Divide by 52"]
            pub const DIVIDE_52: u32 = 0x33;
            #[doc = "Divide by 53"]
            pub const DIVIDE_53: u32 = 0x34;
            #[doc = "Divide by 54"]
            pub const DIVIDE_54: u32 = 0x35;
            #[doc = "Divide by 55"]
            pub const DIVIDE_55: u32 = 0x36;
            #[doc = "Divide by 56"]
            pub const DIVIDE_56: u32 = 0x37;
            #[doc = "Divide by 57"]
            pub const DIVIDE_57: u32 = 0x38;
            #[doc = "Divide by 58"]
            pub const DIVIDE_58: u32 = 0x39;
            #[doc = "Divide by 59"]
            pub const DIVIDE_59: u32 = 0x3a;
            #[doc = "Divide by 60"]
            pub const DIVIDE_60: u32 = 0x3b;
            #[doc = "Divide by 61"]
            pub const DIVIDE_61: u32 = 0x3c;
            #[doc = "Divide by 62"]
            pub const DIVIDE_62: u32 = 0x3d;
            #[doc = "Divide by 63"]
            pub const DIVIDE_63: u32 = 0x3e;
            #[doc = "Divide by 64"]
            pub const DIVIDE_64: u32 = 0x3f;
        }
    }
}
#[doc = "CCM Divider Handshake In-Process Register"]
pub mod CDHIPR {
    #[doc = "Busy indicator for ahb_podf."]
    pub mod AHB_PODF_BUSY {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divider is not busy and its value represents the actual division."]
            pub const AHB_PODF_BUSY_0: u32 = 0;
            #[doc = "divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the ahb_podf will be applied."]
            pub const AHB_PODF_BUSY_1: u32 = 0x01;
        }
    }
    #[doc = "Busy indicator for flexspi_podf."]
    pub mod FLEXSPI_PODF_BUSY {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divider is not busy and its value represents the actual division."]
            pub const FLEXSPI_PODF_BUSY_0: u32 = 0;
            #[doc = "divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the flexspi_podf will be applied."]
            pub const FLEXSPI_PODF_BUSY_1: u32 = 0x01;
        }
    }
    #[doc = "Busy indicator for perclk_podf."]
    pub mod PERCLK_PODF_BUSY {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divider is not busy and its value represents the actual division."]
            pub const PERCLK_PODF_BUSY_0: u32 = 0;
            #[doc = "divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the perclk_podf will be applied."]
            pub const PERCLK_PODF_BUSY_1: u32 = 0x01;
        }
    }
    #[doc = "Busy indicator for periph_clk_sel mux control."]
    pub mod PERIPH_CLK_SEL_BUSY {
        pub const offset: u32 = 5;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "mux is not busy and its value represents the actual division."]
            pub const PERIPH_CLK_SEL_BUSY_0: u32 = 0;
            #[doc = "mux is busy with handshake process with module. The value read in the periph_clk_sel represents the previous value of select, and after the handshake periph_clk_sel value will be applied."]
            pub const PERIPH_CLK_SEL_BUSY_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Low Power Control Register"]
pub mod CLPCR {
    #[doc = "Setting the low power mode that system will enter on next assertion of dsm_request signal."]
    pub mod LPM {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Remain in run mode"]
            pub const LPM_0: u32 = 0;
            #[doc = "Transfer to wait mode"]
            pub const LPM_1: u32 = 0x01;
            #[doc = "Transfer to stop mode"]
            pub const LPM_2: u32 = 0x02;
        }
    }
    #[doc = "Define if ARM clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk, vl_wrck) will be disabled on wait mode"]
    pub mod ARM_CLK_DIS_ON_LPM {
        pub const offset: u32 = 5;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "ARM clock enabled on wait mode."]
            pub const ARM_CLK_DIS_ON_LPM_0: u32 = 0;
            #[doc = "ARM clock disabled on wait mode. ."]
            pub const ARM_CLK_DIS_ON_LPM_1: u32 = 0x01;
        }
    }
    #[doc = "Standby clock oscillator bit"]
    pub mod SBYOS {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "On-chip oscillator will not be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will remain asserted - '0' and cosc_pwrdown will remain de asserted - '0')"]
            pub const SBYOS_0: u32 = 0;
            #[doc = "On-chip oscillator will be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will be deasserted - '1' and cosc_pwrdown will be asserted - '1'). When returning from STOP mode, external oscillator will be enabled again, on-chip oscillator will return to oscillator mode, and after oscnt count, CCM will continue with the exit from the STOP mode process."]
            pub const SBYOS_1: u32 = 0x01;
        }
    }
    #[doc = "dis_ref_osc - in run mode, software can manually control closing of external reference oscillator clock, i"]
    pub mod DIS_REF_OSC {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "external high frequency oscillator will be enabled, i.e. CCM_REF_EN_B = '0'."]
            pub const DIS_REF_OSC_0: u32 = 0;
            #[doc = "external high frequency oscillator will be disabled, i.e. CCM_REF_EN_B = '1'"]
            pub const DIS_REF_OSC_1: u32 = 0x01;
        }
    }
    #[doc = "Voltage standby request bit"]
    pub mod VSTBY {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Voltage will not be changed to standby voltage after next entrance to STOP mode. ( PMIC_STBY_REQ will remain negated - '0')"]
            pub const VSTBY_0: u32 = 0;
            #[doc = "Voltage will be requested to change to standby voltage after next entrance to stop mode. ( PMIC_STBY_REQ will be asserted - '1')."]
            pub const VSTBY_1: u32 = 0x01;
        }
    }
    #[doc = "Standby counter definition"]
    pub mod STBY_COUNT {
        pub const offset: u32 = 9;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "CCM will wait (1*pmic_delay_scaler)+1 ckil clock cycles"]
            pub const STBY_COUNT_0: u32 = 0;
            #[doc = "CCM will wait (3*pmic_delay_scaler)+1 ckil clock cycles"]
            pub const STBY_COUNT_1: u32 = 0x01;
            #[doc = "CCM will wait (7*pmic_delay_scaler)+1 ckil clock cycles"]
            pub const STBY_COUNT_2: u32 = 0x02;
            #[doc = "CCM will wait (15*pmic_delay_scaler)+1 ckil clock cycles"]
            pub const STBY_COUNT_3: u32 = 0x03;
        }
    }
    #[doc = "In run mode, software can manually control powering down of on chip oscillator, i"]
    pub mod COSC_PWRDOWN {
        pub const offset: u32 = 11;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "On chip oscillator will not be powered down, i.e. cosc_pwrdown = '0'."]
            pub const COSC_PWRDOWN_0: u32 = 0;
            #[doc = "On chip oscillator will be powered down, i.e. cosc_pwrdown = '1'."]
            pub const COSC_PWRDOWN_1: u32 = 0x01;
        }
    }
    #[doc = "Mask WFI of core0 for entering low power mode Assertion of all bits\\[27:22\\] will generate low power mode request"]
    pub mod MASK_CORE0_WFI {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "WFI of core0 is not masked"]
            pub const MASK_CORE0_WFI_0: u32 = 0;
            #[doc = "WFI of core0 is masked"]
            pub const MASK_CORE0_WFI_1: u32 = 0x01;
        }
    }
    #[doc = "Mask SCU IDLE for entering low power mode Assertion of all bits\\[27:22\\] will generate low power mode request"]
    pub mod MASK_SCU_IDLE {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "SCU IDLE is not masked"]
            pub const MASK_SCU_IDLE_0: u32 = 0;
            #[doc = "SCU IDLE is masked"]
            pub const MASK_SCU_IDLE_1: u32 = 0x01;
        }
    }
    #[doc = "Mask L2CC IDLE for entering low power mode"]
    pub mod MASK_L2CC_IDLE {
        pub const offset: u32 = 27;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "L2CC IDLE is not masked"]
            pub const MASK_L2CC_IDLE_0: u32 = 0;
            #[doc = "L2CC IDLE is masked"]
            pub const MASK_L2CC_IDLE_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Interrupt Status Register"]
pub mod CISR {
    #[doc = "CCM interrupt request 2 generated due to lock of all enabled and not bypaseed PLLs"]
    pub mod LRF_PLL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to lock ready of all enabled and not bypaseed PLLs"]
            pub const LRF_PLL_0: u32 = 0;
            #[doc = "interrupt generated due to lock ready of all enabled and not bypaseed PLLs"]
            pub const LRF_PLL_1: u32 = 0x01;
        }
    }
    #[doc = "CCM interrupt request 2 generated due to on board oscillator ready, i"]
    pub mod COSC_READY {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to on board oscillator ready"]
            pub const COSC_READY_0: u32 = 0;
            #[doc = "interrupt generated due to on board oscillator ready"]
            pub const COSC_READY_1: u32 = 0x01;
        }
    }
    #[doc = "CCM interrupt request 1 generated due to frequency change of flexspi_podf"]
    pub mod FLEXSPI_PODF_LOADED {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to frequency change of flexspi_podf"]
            pub const FLEXSPI_PODF_LOADED_0: u32 = 0;
            #[doc = "interrupt generated due to frequency change of flexspi_podf"]
            pub const FLEXSPI_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "CCM interrupt request 1 generated due to frequency change of perclk_podf"]
    pub mod PERCLK_PODF_LOADED {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to frequency change of perclk_podf"]
            pub const PERCLK_PODF_LOADED_0: u32 = 0;
            #[doc = "interrupt generated due to frequency change of perclk_podf"]
            pub const PERCLK_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "CCM interrupt request 1 generated due to frequency change of ahb_podf"]
    pub mod AHB_PODF_LOADED {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to frequency change of ahb_podf"]
            pub const AHB_PODF_LOADED_0: u32 = 0;
            #[doc = "interrupt generated due to frequency change of ahb_podf"]
            pub const AHB_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "CCM interrupt request 1 generated due to update of periph_clk_sel."]
    pub mod PERIPH_CLK_SEL_LOADED {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "interrupt is not generated due to update of periph_clk_sel."]
            pub const PERIPH_CLK_SEL_LOADED_0: u32 = 0;
            #[doc = "interrupt generated due to update of periph_clk_sel."]
            pub const PERIPH_CLK_SEL_LOADED_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Interrupt Mask Register"]
pub mod CIMR {
    #[doc = "mask interrupt generation due to lrf of PLLs"]
    pub mod MASK_LRF_PLL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to lrf of PLLs - interrupt will be created"]
            pub const MASK_LRF_PLL_0: u32 = 0;
            #[doc = "mask interrupt due to lrf of PLLs"]
            pub const MASK_LRF_PLL_1: u32 = 0x01;
        }
    }
    #[doc = "mask interrupt generation due to on board oscillator ready"]
    pub mod MASK_COSC_READY {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to on board oscillator ready - interrupt will be created"]
            pub const MASK_COSC_READY_0: u32 = 0;
            #[doc = "mask interrupt due to on board oscillator ready"]
            pub const MASK_COSC_READY_1: u32 = 0x01;
        }
    }
    #[doc = "mask interrupt generation due to update of flexspi_podf"]
    pub mod MASK_FLEXSPI_PODF_LOADED {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to update of flexspi_podf"]
            pub const MASK_FLEXSPI_PODF_LOADED_0: u32 = 0;
            #[doc = "mask interrupt due to update of flexspi_podf"]
            pub const MASK_FLEXSPI_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "mask interrupt generation due to update of perclk_podf"]
    pub mod MASK_PERCLK_PODF_LOADED {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to update of perclk_podf"]
            pub const MASK_PERCLK_PODF_LOADED_0: u32 = 0;
            #[doc = "mask interrupt due to update of perclk_podf"]
            pub const MASK_PERCLK_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "mask interrupt generation due to frequency change of ahb_podf"]
    pub mod MASK_AHB_PODF_LOADED {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to frequency change of ahb_podf - interrupt will be created"]
            pub const MASK_AHB_PODF_LOADED_0: u32 = 0;
            #[doc = "mask interrupt due to frequency change of ahb_podf"]
            pub const MASK_AHB_PODF_LOADED_1: u32 = 0x01;
        }
    }
    #[doc = "mask interrupt generation due to update of periph_clk_sel."]
    pub mod MASK_PERIPH_CLK_SEL_LOADED {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't mask interrupt due to update of periph_clk_sel - interrupt will be created"]
            pub const MASK_PERIPH_CLK_SEL_LOADED_0: u32 = 0;
            #[doc = "mask interrupt due to update of periph_clk_sel"]
            pub const MASK_PERIPH_CLK_SEL_LOADED_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Clock Output Source Register"]
pub mod CCOSR {
    #[doc = "Selection of the clock to be generated on CCM_CLKO1"]
    pub mod CLKO1_SEL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "pll3_sw_clk (divided by 2)"]
            pub const CLKO1_SEL_0: u32 = 0;
            #[doc = "PLL2 (divided by 2)"]
            pub const CLKO1_SEL_1: u32 = 0x01;
            #[doc = "ENET PLL (divided by 2)"]
            pub const CLKO1_SEL_2: u32 = 0x02;
            #[doc = "core_clk_root"]
            pub const CLKO1_SEL_11: u32 = 0x0b;
            #[doc = "ipg_clk_root"]
            pub const CLKO1_SEL_12: u32 = 0x0c;
            #[doc = "perclk_root"]
            pub const CLKO1_SEL_13: u32 = 0x0d;
            #[doc = "pll4_main_clk"]
            pub const CLKO1_SEL_15: u32 = 0x0f;
        }
    }
    #[doc = "Setting the divider of CCM_CLKO1"]
    pub mod CLKO1_DIV {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const CLKO1_DIV_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const CLKO1_DIV_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const CLKO1_DIV_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const CLKO1_DIV_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const CLKO1_DIV_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const CLKO1_DIV_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const CLKO1_DIV_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const CLKO1_DIV_7: u32 = 0x07;
        }
    }
    #[doc = "Enable of CCM_CLKO1 clock"]
    pub mod CLKO1_EN {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "CCM_CLKO1 disabled."]
            pub const CLKO1_EN_0: u32 = 0;
            #[doc = "CCM_CLKO1 enabled."]
            pub const CLKO1_EN_1: u32 = 0x01;
        }
    }
    #[doc = "CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks"]
    pub mod CLK_OUT_SEL {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "CCM_CLKO1 output drives CCM_CLKO1 clock"]
            pub const CLK_OUT_SEL_0: u32 = 0;
            #[doc = "CCM_CLKO1 output drives CCM_CLKO2 clock"]
            pub const CLK_OUT_SEL_1: u32 = 0x01;
        }
    }
    #[doc = "Selection of the clock to be generated on CCM_CLKO2"]
    pub mod CLKO2_SEL {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x1f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "lpi2c_clk_root"]
            pub const CLKO2_SEL_6: u32 = 0x06;
            #[doc = "osc_clk"]
            pub const CLKO2_SEL_14: u32 = 0x0e;
            #[doc = "lpspi_clk_root"]
            pub const CLKO2_SEL_16: u32 = 0x10;
            #[doc = "sai1_clk_root"]
            pub const CLKO2_SEL_18: u32 = 0x12;
            #[doc = "sai3_clk_root"]
            pub const CLKO2_SEL_20: u32 = 0x14;
            #[doc = "trace_clk_root"]
            pub const CLKO2_SEL_22: u32 = 0x16;
            #[doc = "flexspi_clk_root"]
            pub const CLKO2_SEL_27: u32 = 0x1b;
            #[doc = "uart_clk_root"]
            pub const CLKO2_SEL_28: u32 = 0x1c;
            #[doc = "spdif0_clk_root"]
            pub const CLKO2_SEL_29: u32 = 0x1d;
        }
    }
    #[doc = "Setting the divider of CCM_CLKO2"]
    pub mod CLKO2_DIV {
        pub const offset: u32 = 21;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "divide by 1"]
            pub const CLKO2_DIV_0: u32 = 0;
            #[doc = "divide by 2"]
            pub const CLKO2_DIV_1: u32 = 0x01;
            #[doc = "divide by 3"]
            pub const CLKO2_DIV_2: u32 = 0x02;
            #[doc = "divide by 4"]
            pub const CLKO2_DIV_3: u32 = 0x03;
            #[doc = "divide by 5"]
            pub const CLKO2_DIV_4: u32 = 0x04;
            #[doc = "divide by 6"]
            pub const CLKO2_DIV_5: u32 = 0x05;
            #[doc = "divide by 7"]
            pub const CLKO2_DIV_6: u32 = 0x06;
            #[doc = "divide by 8"]
            pub const CLKO2_DIV_7: u32 = 0x07;
        }
    }
    #[doc = "Enable of CCM_CLKO2 clock"]
    pub mod CLKO2_EN {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "CCM_CLKO2 disabled."]
            pub const CLKO2_EN_0: u32 = 0;
            #[doc = "CCM_CLKO2 enabled."]
            pub const CLKO2_EN_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM General Purpose Register"]
pub mod CGPR {
    #[doc = "Defines clock dividion of clock for stby_count (pmic delay counter)"]
    pub mod PMIC_DELAY_SCALER {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "clock is not divided"]
            pub const PMIC_DELAY_SCALER_0: u32 = 0;
            #[doc = "clock is divided /8"]
            pub const PMIC_DELAY_SCALER_1: u32 = 0x01;
        }
    }
    #[doc = "Defines the value of the output signal cgpr_dout\\[4\\]. Gate of program supply for efuse programing"]
    pub mod EFUSE_PROG_SUPPLY_GATE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "fuse programing supply voltage is gated off to the efuse module"]
            pub const EFUSE_PROG_SUPPLY_GATE_0: u32 = 0;
            #[doc = "allow fuse programing."]
            pub const EFUSE_PROG_SUPPLY_GATE_1: u32 = 0x01;
        }
    }
    #[doc = "System memory DS control"]
    pub mod SYS_MEM_DS_CTRL {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable memory DS mode always"]
            pub const SYS_MEM_DS_CTRL_0: u32 = 0;
            #[doc = "Enable memory (outside ARM platform) DS mode when system STOP and PLL are disabled"]
            pub const SYS_MEM_DS_CTRL_1: u32 = 0x01;
            #[doc = "enable memory (outside ARM platform) DS mode when system is in STOP mode"]
            pub const SYS_MEM_DS_CTRL_2: u32 = 0x02;
        }
    }
    #[doc = "Fast PLL enable."]
    pub mod FPL {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Engage PLL enable default way."]
            pub const FPL_0: u32 = 0;
            #[doc = "Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode."]
            pub const FPL_1: u32 = 0x01;
        }
    }
    #[doc = "Control for the Deep Sleep signal to the ARM Platform memories with additional control logic based on the ARM WFI signal"]
    pub mod INT_MEM_CLK_LPM {
        pub const offset: u32 = 17;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable the clock to the ARM platform memories when entering Low Power Mode"]
            pub const INT_MEM_CLK_LPM_0: u32 = 0;
            #[doc = "Keep the clocks to the ARM platform memories enabled only if an interrupt is pending when entering Low Power Modes (WAIT and STOP without power gating)"]
            pub const INT_MEM_CLK_LPM_1: u32 = 0x01;
        }
    }
}
#[doc = "CCM Clock Gating Register 0"]
pub mod CCGR0 {
    #[doc = "aips_tz1 clocks (aips_tz1_clk_enable)"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "aips_tz2 clocks (aips_tz2_clk_enable)"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "mqs clock ( mqs_hmclk_clock_enable)"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "flexspi_exsc clock (flexspi_exsc_clk_enable)"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sim_m_clk_r_clk_enable"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "dcp clock (dcp_clk_enable)"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpuart3 clock (lpuart3_clk_enable)"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "trace clock (trace_clk_enable)"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpt2 bus clocks (gpt2_bus_clk_enable)"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpt2 serial clocks (gpt2_serial_clk_enable)"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpuart2 clock (lpuart2_clk_enable)"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpio2_clocks (gpio2_clk_enable)"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 1"]
pub mod CCGR1 {
    #[doc = "lpspi1 clocks (lpspi1_clk_enable)"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpspi2 clocks (lpspi2_clk_enable)"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "pit clocks (pit_clk_enable)"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "adc1 clock (adc1_clk_enable)"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpt1 bus clock (gpt_clk_enable)"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpt1 serial clock (gpt_serial_clk_enable)"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpuart4 clock (lpuart4_clk_enable)"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpio1 clock (gpio1_clk_enable)"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "csu clock (csu_clk_enable)"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "gpio5 clock (gpio5_clk_enable)"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 2"]
pub mod CCGR2 {
    #[doc = "ocram_exsc clock (ocram_exsc_clk_enable)"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "iomuxc_snvs clock (iomuxc_snvs_clk_enable)"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpi2c1 clock (lpi2c1_clk_enable)"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpi2c2 clock (lpi2c2_clk_enable)"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "OCOTP_CTRL clock (iim_clk_enable)"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "xbar1 clock (xbar1_clk_enable)"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 3"]
pub mod CCGR3 {
    #[doc = "Reserved"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "aoi1 clock (aoi1_clk_enable)"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "ewm clocks (ewm_clk_enable)"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "wdog1 clock (wdog1_clk_enable)"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "flexram clock (flexram_clk_enable)"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "The OCRAM clock cannot be turned off when the CM cache is running on this device."]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 4"]
pub mod CCGR4 {
    #[doc = "sim_m7_clk_r_enable"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "iomuxc clock (iomuxc_clk_enable)"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "iomuxc gpr clock (iomuxc_gpr_clk_enable)"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sim_m7 clock (sim_m7_clk_enable)"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sim_m clocks (sim_m_clk_enable)"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sim_ems clocks (sim_ems_clk_enable)"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "pwm1 clocks (pwm1_clk_enable)"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "dma_ps clocks (dma_ps_clk_enable)"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 5"]
pub mod CCGR5 {
    #[doc = "rom clock (rom_clk_enable)"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "flexio1 clock (flexio1_clk_enable)"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "wdog3 clock (wdog3_clk_enable)"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "dma clock (dma_clk_enable)"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "kpp clock (kpp_clk_enable)"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "wdog2 clock (wdog2_clk_enable)"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "spdif clock (spdif_clk_enable)"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sai1 clock (sai1_clk_enable)"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sai3 clock (sai3_clk_enable)"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "lpuart1 clock (lpuart1_clk_enable)"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "snvs_hp clock (snvs_hp_clk_enable)"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "snvs_lp clock (snvs_lp_clk_enable)"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Clock Gating Register 6"]
pub mod CCGR6 {
    #[doc = "usboh3 clock (usboh3_clk_enable)"]
    pub mod CG0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG1 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG2 {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "dcdc clocks (dcdc_clk_enable)"]
    pub mod CG3 {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG4 {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also be cleared, when flexspi_clk_enable is cleared"]
    pub mod CG5 {
        pub const offset: u32 = 10;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "trng clock (trng_clk_enable)"]
    pub mod CG6 {
        pub const offset: u32 = 12;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG7 {
        pub const offset: u32 = 14;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG8 {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG9 {
        pub const offset: u32 = 18;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "sim_per clock (sim_per_clk_enable)"]
    pub mod CG10 {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "anadig clocks (anadig_clk_enable)"]
    pub mod CG11 {
        pub const offset: u32 = 22;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG12 {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG13 {
        pub const offset: u32 = 26;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG14 {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Reserved"]
    pub mod CG15 {
        pub const offset: u32 = 30;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CCM Module Enable Overide Register"]
pub mod CMEOR {
    #[doc = "Overide clock enable signal from GPT - clock will not be gated based on GPT's signal 'ipg_enable_clk'"]
    pub mod MOD_EN_OV_GPT {
        pub const offset: u32 = 5;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't override module enable signal"]
            pub const MOD_EN_OV_GPT_0: u32 = 0;
            #[doc = "override module enable signal"]
            pub const MOD_EN_OV_GPT_1: u32 = 0x01;
        }
    }
    #[doc = "Overide clock enable signal from PIT - clock will not be gated based on PIT's signal 'ipg_enable_clk'"]
    pub mod MOD_EN_OV_PIT {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't override module enable signal"]
            pub const MOD_EN_OV_PIT_0: u32 = 0;
            #[doc = "override module enable signal"]
            pub const MOD_EN_OV_PIT_1: u32 = 0x01;
        }
    }
    #[doc = "Overide clock enable signal from TRNG"]
    pub mod MOD_EN_OV_TRNG {
        pub const offset: u32 = 9;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "don't override module enable signal"]
            pub const MOD_EN_OV_TRNG_0: u32 = 0;
            #[doc = "override module enable signal"]
            pub const MOD_EN_OV_TRNG_1: u32 = 0x01;
        }
    }
}