1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251

#[doc = "Register `CTRL` reader"]
pub type R = crate::R<CTRL_SPEC>;
#[doc = "Register `CTRL` writer"]
pub type W = crate::W<CTRL_SPEC>;
#[doc = "Field `FREQ_RANGE` reader - Controls the number of delay stages in the ROSC ring  
 LOW uses stages 0 to 7  
 MEDIUM uses stages 0 to 5  
 HIGH uses stages 0 to 3  
 TOOHIGH uses stages 0 to 1 and should not be used because its frequency exceeds design specifications  
 The clock output will not glitch when changing the range up one step at a time  
 The clock output will glitch when changing the range down  
 Note: the values here are gray coded which is why HIGH comes before TOOHIGH"]
pub type FREQ_RANGE_R = crate::FieldReader<FREQ_RANGE_A>;
#[doc = "Controls the number of delay stages in the ROSC ring  
 LOW uses stages 0 to 7  
 MEDIUM uses stages 0 to 5  
 HIGH uses stages 0 to 3  
 TOOHIGH uses stages 0 to 1 and should not be used because its frequency exceeds design specifications  
 The clock output will not glitch when changing the range up one step at a time  
 The clock output will glitch when changing the range down  
 Note: the values here are gray coded which is why HIGH comes before TOOHIGH  

Value on reset: 2720"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum FREQ_RANGE_A {
    #[doc = "4004: `111110100100`"]
    LOW = 4004,
    #[doc = "4005: `111110100101`"]
    MEDIUM = 4005,
    #[doc = "4007: `111110100111`"]
    HIGH = 4007,
    #[doc = "4006: `111110100110`"]
    TOOHIGH = 4006,
}
impl From<FREQ_RANGE_A> for u16 {
    #[inline(always)]
    fn from(variant: FREQ_RANGE_A) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for FREQ_RANGE_A {
    type Ux = u16;
}
impl FREQ_RANGE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<FREQ_RANGE_A> {
        match self.bits {
            4004 => Some(FREQ_RANGE_A::LOW),
            4005 => Some(FREQ_RANGE_A::MEDIUM),
            4007 => Some(FREQ_RANGE_A::HIGH),
            4006 => Some(FREQ_RANGE_A::TOOHIGH),
            _ => None,
        }
    }
    #[doc = "`111110100100`"]
    #[inline(always)]
    pub fn is_low(&self) -> bool {
        *self == FREQ_RANGE_A::LOW
    }
    #[doc = "`111110100101`"]
    #[inline(always)]
    pub fn is_medium(&self) -> bool {
        *self == FREQ_RANGE_A::MEDIUM
    }
    #[doc = "`111110100111`"]
    #[inline(always)]
    pub fn is_high(&self) -> bool {
        *self == FREQ_RANGE_A::HIGH
    }
    #[doc = "`111110100110`"]
    #[inline(always)]
    pub fn is_toohigh(&self) -> bool {
        *self == FREQ_RANGE_A::TOOHIGH
    }
}
#[doc = "Field `FREQ_RANGE` writer - Controls the number of delay stages in the ROSC ring  
 LOW uses stages 0 to 7  
 MEDIUM uses stages 0 to 5  
 HIGH uses stages 0 to 3  
 TOOHIGH uses stages 0 to 1 and should not be used because its frequency exceeds design specifications  
 The clock output will not glitch when changing the range up one step at a time  
 The clock output will glitch when changing the range down  
 Note: the values here are gray coded which is why HIGH comes before TOOHIGH"]
pub type FREQ_RANGE_W<'a, REG> = crate::FieldWriter<'a, REG, 12, FREQ_RANGE_A>;
impl<'a, REG> FREQ_RANGE_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u16>,
{
    #[doc = "`111110100100`"]
    #[inline(always)]
    pub fn low(self) -> &'a mut crate::W<REG> {
        self.variant(FREQ_RANGE_A::LOW)
    }
    #[doc = "`111110100101`"]
    #[inline(always)]
    pub fn medium(self) -> &'a mut crate::W<REG> {
        self.variant(FREQ_RANGE_A::MEDIUM)
    }
    #[doc = "`111110100111`"]
    #[inline(always)]
    pub fn high(self) -> &'a mut crate::W<REG> {
        self.variant(FREQ_RANGE_A::HIGH)
    }
    #[doc = "`111110100110`"]
    #[inline(always)]
    pub fn toohigh(self) -> &'a mut crate::W<REG> {
        self.variant(FREQ_RANGE_A::TOOHIGH)
    }
}
#[doc = "Field `ENABLE` reader - On power-up this field is initialised to ENABLE  
 The system clock must be switched to another source before setting this field to DISABLE otherwise the chip will lock up  
 The 12-bit code is intended to give some protection against accidental writes. An invalid setting will enable the oscillator."]
pub type ENABLE_R = crate::FieldReader<ENABLE_A>;
#[doc = "On power-up this field is initialised to ENABLE  
 The system clock must be switched to another source before setting this field to DISABLE otherwise the chip will lock up  
 The 12-bit code is intended to give some protection against accidental writes. An invalid setting will enable the oscillator.  

Value on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u16)]
pub enum ENABLE_A {
    #[doc = "3358: `110100011110`"]
    DISABLE = 3358,
    #[doc = "4011: `111110101011`"]
    ENABLE = 4011,
}
impl From<ENABLE_A> for u16 {
    #[inline(always)]
    fn from(variant: ENABLE_A) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for ENABLE_A {
    type Ux = u16;
}
impl ENABLE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<ENABLE_A> {
        match self.bits {
            3358 => Some(ENABLE_A::DISABLE),
            4011 => Some(ENABLE_A::ENABLE),
            _ => None,
        }
    }
    #[doc = "`110100011110`"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == ENABLE_A::DISABLE
    }
    #[doc = "`111110101011`"]
    #[inline(always)]
    pub fn is_enable(&self) -> bool {
        *self == ENABLE_A::ENABLE
    }
}
#[doc = "Field `ENABLE` writer - On power-up this field is initialised to ENABLE  
 The system clock must be switched to another source before setting this field to DISABLE otherwise the chip will lock up  
 The 12-bit code is intended to give some protection against accidental writes. An invalid setting will enable the oscillator."]
pub type ENABLE_W<'a, REG> = crate::FieldWriter<'a, REG, 12, ENABLE_A>;
impl<'a, REG> ENABLE_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u16>,
{
    #[doc = "`110100011110`"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut crate::W<REG> {
        self.variant(ENABLE_A::DISABLE)
    }
    #[doc = "`111110101011`"]
    #[inline(always)]
    pub fn enable(self) -> &'a mut crate::W<REG> {
        self.variant(ENABLE_A::ENABLE)
    }
}
impl R {
    #[doc = "Bits 0:11 - Controls the number of delay stages in the ROSC ring  
 LOW uses stages 0 to 7  
 MEDIUM uses stages 0 to 5  
 HIGH uses stages 0 to 3  
 TOOHIGH uses stages 0 to 1 and should not be used because its frequency exceeds design specifications  
 The clock output will not glitch when changing the range up one step at a time  
 The clock output will glitch when changing the range down  
 Note: the values here are gray coded which is why HIGH comes before TOOHIGH"]
    #[inline(always)]
    pub fn freq_range(&self) -> FREQ_RANGE_R {
        FREQ_RANGE_R::new((self.bits & 0x0fff) as u16)
    }
    #[doc = "Bits 12:23 - On power-up this field is initialised to ENABLE  
 The system clock must be switched to another source before setting this field to DISABLE otherwise the chip will lock up  
 The 12-bit code is intended to give some protection against accidental writes. An invalid setting will enable the oscillator."]
    #[inline(always)]
    pub fn enable(&self) -> ENABLE_R {
        ENABLE_R::new(((self.bits >> 12) & 0x0fff) as u16)
    }
}
impl W {
    #[doc = "Bits 0:11 - Controls the number of delay stages in the ROSC ring  
 LOW uses stages 0 to 7  
 MEDIUM uses stages 0 to 5  
 HIGH uses stages 0 to 3  
 TOOHIGH uses stages 0 to 1 and should not be used because its frequency exceeds design specifications  
 The clock output will not glitch when changing the range up one step at a time  
 The clock output will glitch when changing the range down  
 Note: the values here are gray coded which is why HIGH comes before TOOHIGH"]
    #[inline(always)]
    #[must_use]
    pub fn freq_range(&mut self) -> FREQ_RANGE_W<CTRL_SPEC> {
        FREQ_RANGE_W::new(self, 0)
    }
    #[doc = "Bits 12:23 - On power-up this field is initialised to ENABLE  
 The system clock must be switched to another source before setting this field to DISABLE otherwise the chip will lock up  
 The 12-bit code is intended to give some protection against accidental writes. An invalid setting will enable the oscillator."]
    #[inline(always)]
    #[must_use]
    pub fn enable(&mut self) -> ENABLE_W<CTRL_SPEC> {
        ENABLE_W::new(self, 12)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Ring Oscillator control  

You can [`read`](crate::generic::Reg::read) this register and get [`ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CTRL_SPEC;
impl crate::RegisterSpec for CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ctrl::R`](R) reader structure"]
impl crate::Readable for CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`ctrl::W`](W) writer structure"]
impl crate::Writable for CTRL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CTRL to value 0x0aa0"]
impl crate::Resettable for CTRL_SPEC {
    const RESET_VALUE: u32 = 0x0aa0;
}