rp2040_pac/timer/
timelw.rs

Help
1#[doc = "Register `TIMELW` writer"]
2pub type W = crate::W<TIMELW_SPEC>;
3impl core::fmt::Debug for crate::generic::Reg<TIMELW_SPEC> {
4    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
5        write!(f, "(not readable)")
6    }
7}
8impl W {
9    #[doc = r" Writes raw bits to the register."]
10    #[doc = r""]
11    #[doc = r" # Safety"]
12    #[doc = r""]
13    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
14    #[inline(always)]
15    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
16        self.bits = bits;
17        self
18    }
19}
20#[doc = "Write to bits 31:0 of time  
21 writes do not get copied to time until timehw is written  
22
23You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`timelw::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
24pub struct TIMELW_SPEC;
25impl crate::RegisterSpec for TIMELW_SPEC {
26    type Ux = u32;
27}
28#[doc = "`write(|w| ..)` method takes [`timelw::W`](W) writer structure"]
29impl crate::Writable for TIMELW_SPEC {
30    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
31    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
32}
33#[doc = "`reset()` method sets TIMELW to value 0"]
34impl crate::Resettable for TIMELW_SPEC {
35    const RESET_VALUE: u32 = 0;
36}
rp2040_pac/timer/timelw.rs

rp2040_pac/timer/
timelw.rs
