rp2040_pac/dma/
multi_chan_trigger.rs

Help
1#[doc = "Register `MULTI_CHAN_TRIGGER` reader"]
2pub type R = crate::R<MULTI_CHAN_TRIGGER_SPEC>;
3#[doc = "Register `MULTI_CHAN_TRIGGER` writer"]
4pub type W = crate::W<MULTI_CHAN_TRIGGER_SPEC>;
5#[doc = "Field `MULTI_CHAN_TRIGGER` reader - Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channel's trigger register; the channel will start if it is currently enabled and not already busy."]
6pub type MULTI_CHAN_TRIGGER_R = crate::FieldReader<u16>;
7#[doc = "Field `MULTI_CHAN_TRIGGER` writer - Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channel's trigger register; the channel will start if it is currently enabled and not already busy."]
8pub type MULTI_CHAN_TRIGGER_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
9impl R {
10    #[doc = "Bits 0:15 - Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channel's trigger register; the channel will start if it is currently enabled and not already busy."]
11    #[inline(always)]
12    pub fn multi_chan_trigger(&self) -> MULTI_CHAN_TRIGGER_R {
13        MULTI_CHAN_TRIGGER_R::new((self.bits & 0xffff) as u16)
14    }
15}
16impl W {
17    #[doc = "Bits 0:15 - Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channel's trigger register; the channel will start if it is currently enabled and not already busy."]
18    #[inline(always)]
19    #[must_use]
20    pub fn multi_chan_trigger(&mut self) -> MULTI_CHAN_TRIGGER_W<MULTI_CHAN_TRIGGER_SPEC> {
21        MULTI_CHAN_TRIGGER_W::new(self, 0)
22    }
23    #[doc = r" Writes raw bits to the register."]
24    #[doc = r""]
25    #[doc = r" # Safety"]
26    #[doc = r""]
27    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
28    #[inline(always)]
29    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
30        self.bits = bits;
31        self
32    }
33}
34#[doc = "Trigger one or more channels simultaneously  
35
36You can [`read`](crate::generic::Reg::read) this register and get [`multi_chan_trigger::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`multi_chan_trigger::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
37pub struct MULTI_CHAN_TRIGGER_SPEC;
38impl crate::RegisterSpec for MULTI_CHAN_TRIGGER_SPEC {
39    type Ux = u32;
40}
41#[doc = "`read()` method returns [`multi_chan_trigger::R`](R) reader structure"]
42impl crate::Readable for MULTI_CHAN_TRIGGER_SPEC {}
43#[doc = "`write(|w| ..)` method takes [`multi_chan_trigger::W`](W) writer structure"]
44impl crate::Writable for MULTI_CHAN_TRIGGER_SPEC {
45    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
46    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
47}
48#[doc = "`reset()` method sets MULTI_CHAN_TRIGGER to value 0"]
49impl crate::Resettable for MULTI_CHAN_TRIGGER_SPEC {
50    const RESET_VALUE: u32 = 0;
51}
rp2040_pac/dma/multi_chan_trigger.rs

rp2040_pac/dma/
multi_chan_trigger.rs
