rp2040_pac/dma/
ch7_dbg_ctdreq.rs

Help
1#[doc = "Register `CH7_DBG_CTDREQ` reader"]
2pub type R = crate::R<CH7_DBG_CTDREQ_SPEC>;
3#[doc = "Register `CH7_DBG_CTDREQ` writer"]
4pub type W = crate::W<CH7_DBG_CTDREQ_SPEC>;
5#[doc = "Field `CH7_DBG_CTDREQ` reader - "]
6pub type CH7_DBG_CTDREQ_R = crate::FieldReader;
7#[doc = "Field `CH7_DBG_CTDREQ` writer - "]
8pub type CH7_DBG_CTDREQ_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
9impl R {
10    #[doc = "Bits 0:5"]
11    #[inline(always)]
12    pub fn ch7_dbg_ctdreq(&self) -> CH7_DBG_CTDREQ_R {
13        CH7_DBG_CTDREQ_R::new((self.bits & 0x3f) as u8)
14    }
15}
16impl W {
17    #[doc = "Bits 0:5"]
18    #[inline(always)]
19    #[must_use]
20    pub fn ch7_dbg_ctdreq(&mut self) -> CH7_DBG_CTDREQ_W<CH7_DBG_CTDREQ_SPEC> {
21        CH7_DBG_CTDREQ_W::new(self, 0)
22    }
23    #[doc = r" Writes raw bits to the register."]
24    #[doc = r""]
25    #[doc = r" # Safety"]
26    #[doc = r""]
27    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
28    #[inline(always)]
29    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
30        self.bits = bits;
31        self
32    }
33}
34#[doc = "Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  
35
36You can [`read`](crate::generic::Reg::read) this register and get [`ch7_dbg_ctdreq::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch7_dbg_ctdreq::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
37pub struct CH7_DBG_CTDREQ_SPEC;
38impl crate::RegisterSpec for CH7_DBG_CTDREQ_SPEC {
39    type Ux = u32;
40}
41#[doc = "`read()` method returns [`ch7_dbg_ctdreq::R`](R) reader structure"]
42impl crate::Readable for CH7_DBG_CTDREQ_SPEC {}
43#[doc = "`write(|w| ..)` method takes [`ch7_dbg_ctdreq::W`](W) writer structure"]
44impl crate::Writable for CH7_DBG_CTDREQ_SPEC {
45    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
46    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0x3f;
47}
48#[doc = "`reset()` method sets CH7_DBG_CTDREQ to value 0"]
49impl crate::Resettable for CH7_DBG_CTDREQ_SPEC {
50    const RESET_VALUE: u32 = 0;
51}
rp2040_pac/dma/ch7_dbg_ctdreq.rs

rp2040_pac/dma/
ch7_dbg_ctdreq.rs
