rp2040_pac/sio/
div_sdivisor.rs

Help
1#[doc = "Register `DIV_SDIVISOR` reader"]
2pub type R = crate::R<DIV_SDIVISOR_SPEC>;
3#[doc = "Register `DIV_SDIVISOR` writer"]
4pub type W = crate::W<DIV_SDIVISOR_SPEC>;
5impl core::fmt::Debug for R {
6    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
7        write!(f, "{}", self.bits())
8    }
9}
10impl core::fmt::Debug for crate::generic::Reg<DIV_SDIVISOR_SPEC> {
11    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
12        core::fmt::Debug::fmt(&self.read(), f)
13    }
14}
15impl W {
16    #[doc = r" Writes raw bits to the register."]
17    #[doc = r""]
18    #[doc = r" # Safety"]
19    #[doc = r""]
20    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
21    #[inline(always)]
22    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
23        self.bits = bits;
24        self
25    }
26}
27#[doc = "Divider signed divisor  
28 The same as UDIVISOR, but starts a signed calculation, rather than unsigned.  
29
30You can [`read`](crate::generic::Reg::read) this register and get [`div_sdivisor::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`div_sdivisor::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
31pub struct DIV_SDIVISOR_SPEC;
32impl crate::RegisterSpec for DIV_SDIVISOR_SPEC {
33    type Ux = u32;
34}
35#[doc = "`read()` method returns [`div_sdivisor::R`](R) reader structure"]
36impl crate::Readable for DIV_SDIVISOR_SPEC {}
37#[doc = "`write(|w| ..)` method takes [`div_sdivisor::W`](W) writer structure"]
38impl crate::Writable for DIV_SDIVISOR_SPEC {
39    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
40    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
41}
42#[doc = "`reset()` method sets DIV_SDIVISOR to value 0"]
43impl crate::Resettable for DIV_SDIVISOR_SPEC {
44    const RESET_VALUE: u32 = 0;
45}
rp2040_pac/sio/div_sdivisor.rs

rp2040_pac/sio/
div_sdivisor.rs
