nrf52840_pac/qspi/
iftiming.rs

Help
1#[doc = "Register `IFTIMING` reader"]
2pub struct R(crate::R<IFTIMING_SPEC>);
3impl core::ops::Deref for R {
4    type Target = crate::R<IFTIMING_SPEC>;
5    #[inline(always)]
6    fn deref(&self) -> &Self::Target {
7        &self.0
8    }
9}
10impl From<crate::R<IFTIMING_SPEC>> for R {
11    #[inline(always)]
12    fn from(reader: crate::R<IFTIMING_SPEC>) -> Self {
13        R(reader)
14    }
15}
16#[doc = "Register `IFTIMING` writer"]
17pub struct W(crate::W<IFTIMING_SPEC>);
18impl core::ops::Deref for W {
19    type Target = crate::W<IFTIMING_SPEC>;
20    #[inline(always)]
21    fn deref(&self) -> &Self::Target {
22        &self.0
23    }
24}
25impl core::ops::DerefMut for W {
26    #[inline(always)]
27    fn deref_mut(&mut self) -> &mut Self::Target {
28        &mut self.0
29    }
30}
31impl From<crate::W<IFTIMING_SPEC>> for W {
32    #[inline(always)]
33    fn from(writer: crate::W<IFTIMING_SPEC>) -> Self {
34        W(writer)
35    }
36}
37#[doc = "Field `RXDELAY` reader - Timing related to sampling of the input serial data. The value of RXDELAY specifies the number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the SPI Clock (SCK) until the input serial data is sampled. As en example, if set to 0 the input serial data is sampled on the rising edge of SCK."]
38pub type RXDELAY_R = crate::FieldReader<u8, u8>;
39#[doc = "Field `RXDELAY` writer - Timing related to sampling of the input serial data. The value of RXDELAY specifies the number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the SPI Clock (SCK) until the input serial data is sampled. As en example, if set to 0 the input serial data is sampled on the rising edge of SCK."]
40pub type RXDELAY_W<'a, const O: u8> = crate::FieldWriter<'a, u32, IFTIMING_SPEC, u8, u8, 3, O>;
41impl R {
42    #[doc = "Bits 8:10 - Timing related to sampling of the input serial data. The value of RXDELAY specifies the number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the SPI Clock (SCK) until the input serial data is sampled. As en example, if set to 0 the input serial data is sampled on the rising edge of SCK."]
43    #[inline(always)]
44    pub fn rxdelay(&self) -> RXDELAY_R {
45        RXDELAY_R::new(((self.bits >> 8) & 7) as u8)
46    }
47}
48impl W {
49    #[doc = "Bits 8:10 - Timing related to sampling of the input serial data. The value of RXDELAY specifies the number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the SPI Clock (SCK) until the input serial data is sampled. As en example, if set to 0 the input serial data is sampled on the rising edge of SCK."]
50    #[inline(always)]
51    pub fn rxdelay(&mut self) -> RXDELAY_W<8> {
52        RXDELAY_W::new(self)
53    }
54    #[doc = "Writes raw bits to the register."]
55    #[inline(always)]
56    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
57        self.0.bits(bits);
58        self
59    }
60}
61#[doc = "SPI interface timing.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [iftiming](index.html) module"]
62pub struct IFTIMING_SPEC;
63impl crate::RegisterSpec for IFTIMING_SPEC {
64    type Ux = u32;
65}
66#[doc = "`read()` method returns [iftiming::R](R) reader structure"]
67impl crate::Readable for IFTIMING_SPEC {
68    type Reader = R;
69}
70#[doc = "`write(|w| ..)` method takes [iftiming::W](W) writer structure"]
71impl crate::Writable for IFTIMING_SPEC {
72    type Writer = W;
73}
74#[doc = "`reset()` method sets IFTIMING to value 0x0200"]
75impl crate::Resettable for IFTIMING_SPEC {
76    #[inline(always)]
77    fn reset_value() -> Self::Ux {
78        0x0200
79    }
80}
nrf52840_pac/qspi/iftiming.rs

nrf52840_pac/qspi/
iftiming.rs
