Module rp2040_pac::i2c0::ic_dma_cr

source ·
Expand description

DMA Control Register

The register is used to enable the DMA Controller interface operation. There is a separate bit for transmit and receive. This can be programmed regardless of the state of IC_ENABLE.

Structs§

Enums§

  • Receive DMA Enable. This bit enables/disables the receive FIFO DMA channel. Reset value: 0x0
  • Transmit DMA Enable. This bit enables/disables the transmit FIFO DMA channel. Reset value: 0x0

Type Aliases§

  • Register IC_DMA_CR reader
  • Field RDMAE reader - Receive DMA Enable. This bit enables/disables the receive FIFO DMA channel. Reset value: 0x0
  • Field RDMAE writer - Receive DMA Enable. This bit enables/disables the receive FIFO DMA channel. Reset value: 0x0
  • Field TDMAE reader - Transmit DMA Enable. This bit enables/disables the transmit FIFO DMA channel. Reset value: 0x0
  • Field TDMAE writer - Transmit DMA Enable. This bit enables/disables the transmit FIFO DMA channel. Reset value: 0x0
  • Register IC_DMA_CR writer