Type Alias rp2040_pac::clocks::wake_en0::W

source ·
pub type W = W<WAKE_EN0_SPEC>;
Expand description

Register WAKE_EN0 writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

source§

impl W

source

pub fn clk_sys_clocks(&mut self) -> CLK_SYS_CLOCKS_W<'_, WAKE_EN0_SPEC>

Bit 0

source

pub fn clk_adc_adc(&mut self) -> CLK_ADC_ADC_W<'_, WAKE_EN0_SPEC>

Bit 1

source

pub fn clk_sys_adc(&mut self) -> CLK_SYS_ADC_W<'_, WAKE_EN0_SPEC>

Bit 2

source

pub fn clk_sys_busctrl(&mut self) -> CLK_SYS_BUSCTRL_W<'_, WAKE_EN0_SPEC>

Bit 3

source

pub fn clk_sys_busfabric(&mut self) -> CLK_SYS_BUSFABRIC_W<'_, WAKE_EN0_SPEC>

Bit 4

source

pub fn clk_sys_dma(&mut self) -> CLK_SYS_DMA_W<'_, WAKE_EN0_SPEC>

Bit 5

source

pub fn clk_sys_i2c0(&mut self) -> CLK_SYS_I2C0_W<'_, WAKE_EN0_SPEC>

Bit 6

source

pub fn clk_sys_i2c1(&mut self) -> CLK_SYS_I2C1_W<'_, WAKE_EN0_SPEC>

Bit 7

source

pub fn clk_sys_io(&mut self) -> CLK_SYS_IO_W<'_, WAKE_EN0_SPEC>

Bit 8

source

pub fn clk_sys_jtag(&mut self) -> CLK_SYS_JTAG_W<'_, WAKE_EN0_SPEC>

Bit 9

source

pub fn clk_sys_vreg_and_chip_reset( &mut self, ) -> CLK_SYS_VREG_AND_CHIP_RESET_W<'_, WAKE_EN0_SPEC>

Bit 10

source

pub fn clk_sys_pads(&mut self) -> CLK_SYS_PADS_W<'_, WAKE_EN0_SPEC>

Bit 11

source

pub fn clk_sys_pio0(&mut self) -> CLK_SYS_PIO0_W<'_, WAKE_EN0_SPEC>

Bit 12

source

pub fn clk_sys_pio1(&mut self) -> CLK_SYS_PIO1_W<'_, WAKE_EN0_SPEC>

Bit 13

source

pub fn clk_sys_pll_sys(&mut self) -> CLK_SYS_PLL_SYS_W<'_, WAKE_EN0_SPEC>

Bit 14

source

pub fn clk_sys_pll_usb(&mut self) -> CLK_SYS_PLL_USB_W<'_, WAKE_EN0_SPEC>

Bit 15

source

pub fn clk_sys_psm(&mut self) -> CLK_SYS_PSM_W<'_, WAKE_EN0_SPEC>

Bit 16

source

pub fn clk_sys_pwm(&mut self) -> CLK_SYS_PWM_W<'_, WAKE_EN0_SPEC>

Bit 17

source

pub fn clk_sys_resets(&mut self) -> CLK_SYS_RESETS_W<'_, WAKE_EN0_SPEC>

Bit 18

source

pub fn clk_sys_rom(&mut self) -> CLK_SYS_ROM_W<'_, WAKE_EN0_SPEC>

Bit 19

source

pub fn clk_sys_rosc(&mut self) -> CLK_SYS_ROSC_W<'_, WAKE_EN0_SPEC>

Bit 20

source

pub fn clk_rtc_rtc(&mut self) -> CLK_RTC_RTC_W<'_, WAKE_EN0_SPEC>

Bit 21

source

pub fn clk_sys_rtc(&mut self) -> CLK_SYS_RTC_W<'_, WAKE_EN0_SPEC>

Bit 22

source

pub fn clk_sys_sio(&mut self) -> CLK_SYS_SIO_W<'_, WAKE_EN0_SPEC>

Bit 23

source

pub fn clk_peri_spi0(&mut self) -> CLK_PERI_SPI0_W<'_, WAKE_EN0_SPEC>

Bit 24

source

pub fn clk_sys_spi0(&mut self) -> CLK_SYS_SPI0_W<'_, WAKE_EN0_SPEC>

Bit 25

source

pub fn clk_peri_spi1(&mut self) -> CLK_PERI_SPI1_W<'_, WAKE_EN0_SPEC>

Bit 26

source

pub fn clk_sys_spi1(&mut self) -> CLK_SYS_SPI1_W<'_, WAKE_EN0_SPEC>

Bit 27

source

pub fn clk_sys_sram0(&mut self) -> CLK_SYS_SRAM0_W<'_, WAKE_EN0_SPEC>

Bit 28

source

pub fn clk_sys_sram1(&mut self) -> CLK_SYS_SRAM1_W<'_, WAKE_EN0_SPEC>

Bit 29

source

pub fn clk_sys_sram2(&mut self) -> CLK_SYS_SRAM2_W<'_, WAKE_EN0_SPEC>

Bit 30

source

pub fn clk_sys_sram3(&mut self) -> CLK_SYS_SRAM3_W<'_, WAKE_EN0_SPEC>

Bit 31

source

pub unsafe fn bits(&mut self, bits: u32) -> &mut Self

Writes raw bits to the register.

§Safety

Passing incorrect value can cause undefined behaviour. See reference manual