Constant imxrt_ral::flexspi::AHBCR::CACHABLEEN::RW::CACHABLEEN_0

pub const CACHABLEEN_0: u32 = 0;

Disabled. When there is AHB bus cachable read access, FlexSPI will not check whether it hit AHB TX Buffer.