Reading yields lane 0’s raw shift and mask value (BASE0 not added).
You can read
this register and get interp1_accum0_add::R
. You can reset
, write
, write_with_zero
this register using interp1_accum0_add::W
. You can also modify
this register. See API.
reset()
method sets INTERP1_ACCUM0_ADD to value 0
write(|w| ..)
method takes interp1_accum0_add::W
writer structure
1
and are changed if you pass 0
0
and are changed if you pass 1
read()
method returns interp1_accum0_add::R
reader structure