Module TX_ALL_CLK_EN

Spdif transfer clock enable. When data is going to be transfered, this bit should be set to1.

Modules

R

RW

W

Constants

mask

offset