High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state