nrf52840_pac::uicr::regout0

Type Alias VOUT_W

Source
pub type VOUT_W<'a, const O: u8> = FieldWriter<'a, u32, REGOUT0_SPEC, u8, VOUT_A, 3, O>;
Expand description

Field VOUT writer - Output voltage from of REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - VEXDIF.

Aliased Type§

struct VOUT_W<'a, const O: u8> { /* private fields */ }

Implementations§

Source§

impl<'a, const O: u8> VOUT_W<'a, O>

Source

pub fn _1v8(self) -> &'a mut W

1.8 V

Source

pub fn _2v1(self) -> &'a mut W

2.1 V

Source

pub fn _2v4(self) -> &'a mut W

2.4 V

Source

pub fn _2v7(self) -> &'a mut W

2.7 V

Source

pub fn _3v0(self) -> &'a mut W

3.0 V

Source

pub fn _3v3(self) -> &'a mut W

3.3 V

Source

pub fn default(self) -> &'a mut W

Default voltage: 1.8 V