Type Alias rp2040_pac::clocks::CLK_GPOUT0_DIV

pub type CLK_GPOUT0_DIV = Reg<CLK_GPOUT0_DIV_SPEC>;

CLK_GPOUT0_DIV (rw) register accessor: Clock divisor, can be changed on-the-fly

You can read this register and get clk_gpout0_div::R. You can reset, write, write_with_zero this register using clk_gpout0_div::W. You can also modify this register. See API.

For information about available fields see clk_gpout0_div module

Aliased Type

struct CLK_GPOUT0_DIV { /* private fields */ }