imxrt_ral::rtwdog::CS::INT

Module RW

Source

Constants§

INT_0
Watchdog interrupts are disabled. Watchdog resets are not delayed.
INT_1
Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch.