Module RW

Source

Constants§

MEN_0
Master logic is disabled
MEN_1
Master logic is enabled