Module RW

Source

Constants§

SAI1_MCLK_DIR_0
sai1.MCLK is input signal
SAI1_MCLK_DIR_1
sai1.MCLK is output signal