Module imxrt_ral::dma::tcd::TCD_CSR::DREQ::RW

source ·

Constants§

  • DREQ_0
    The channel’s ERQ bit is not affected.
  • DREQ_1
    The channel’s ERQ bit is cleared when the major loop is complete.