Overide clock enable signal from PIT - clock will not be gated based on PIT’s signal ‘ipg_enable_clk’