Module RW

Constants

FPL_0

Engage PLL enable default way.

FPL_1

Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode.