Module SPDIF0_CLK_PRED

Source
Expand description

Divider for spdif0 clock pred. Divider should be updated when output clock is gated.

Modules§

R
RW
W

Constants§

mask
offset