imxrt_ral::ccm::CCR::REG_BYPASS_COUNT::RW

Constant REG_BYPASS_COUNT_1

Source 
pub const REG_BYPASS_COUNT_1: u32 = 0x01;
Expand description

1 CKIL clock period delay